















































8			7			6			5			4			3			2			1														
1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%. 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS. 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.																		REV		ECN		DESCRIPTION OF REVISION		CK APPD											
																		6						DATE 2021-02-04											
LAST_MODIFICATION=Thu Feb 4 09:25:48 2021																		LAST_MODIFICATION=Thu Feb 4 09:25:48 2021																	
PAGE		CSA	CONTENTS										SYNC		DATE		PAGE		CSA	CONTENTS										SYNC		DATE			
1		1	SCHEM, MLB, T728														121		251	KEYBOARD IOX, SUPPORT										T585_REF_KBD_34PIN_0.2.0					
2		2	REFERENCE DESIGN TABLE												10/23/2019		122		252	KEYBOARD SIGNAL CONNECTOR, ESD										RAYMOND		09/18/2020			
3		4	PD PARTS										GAREN		03/09/2020		123		253	TRACKPAD SUPPORT										T724_HKUKRATI_MLB_S_0.09/18/2020					
4		5	SOC: CONFIG STRAPS										T585_REF_SOC_H13S_0.0.44				124		254	TRACKPAD CONNECTOR										HKUKRATI		01/18/2020			
5		6	SOC: RESETS, CLOCKS, SWD										T585_REF_SOC_H13S_0.0.44				125		255	TOUCHID CONN										JSHAO		03/02/2020			
6		8	SOC: GPIO, I2C, I2S, SPI, UART										T585_REF_SOC_H13S_0.0.44				126		256	TOUCHID SUPPORT										T585_REF_MESA_SUPPORT_0.14.0					
7		10	SOC: LPDP, ISP, MIPI										T585_REF_SOC_H13S_0.0.44				127		257	TOUCHID BACKLIGHT										T585_REF_MESA_BACKLIGHT_0.1.0					
8		12	SOC: PCIE										T585_REF_SOC_H13S_0.0.44				128		266	FCT 1										SELIM		01/06/2021			
9		14	SOC: CIO, USB										T585_REF_SOC_H13S_0.0.44				129		267	FCT 2										SELIM		12/10/2020			
10		16	SOC: AOP, SMC, NUB										T585_REF_SOC_H13S_0.0.44				130		268	PMU TEST POINTS										SELIM		01/22/2021			
11		19	SOC: SHARED SUPPORT										BYRON		09/18/2020		131		271	Debug: LEDs, Koba										TAEWAN_T724		03/23/2020			
12		20	SOC: SPI NOR & SEP ROM										T585_REF_SOC_H13S_0.0.44				132		272	Debug: Buttons										TAEWAN_T724		03/23/2020			
13		21	PROJECT SUPPORT (1/2)										GAREN		09/18/2020		133		282	DESENSE_1										MLADEN		04/27/2020			
14		22	PROJECT SUPPORT (2/2)										T724_TKIM3_MLB_S_0.460/19/2020				134		295	DEBUG: VITAMIN-C										T724_TKIM3_MLB_S_0.390/18/2020					
15		23	SOC: POWER (CPU, GPU)										T585_REF_SOC_H13S_0.0.44				135		401	POWER ALIASES 1										DTUZMAN		01/31/2020			
16		25	SOC: POWER (SRAM, DISP, DCS)										T585_REF_SOC_H13S_0.0.44				136		402	POWER ALIASES 2										DTUZMAN		01/28/2020			
17		27	SOC: POWER (VDD1, VDD2)										T585_REF_SOC_H13S_0.0.44				137		403	POWER ALIASES CLVR										T585_REF_PMIC_MAVERICKS_0.07/22/2020					
18		29	SOC: POWER (VDDQ)										T585_REF_SOC_H13S_0.0.44				138		404	POWER ALIASES MPMU										T585_REF_PMIC_MAVERICKS_0.86.0					
19		31	SOC: POWER (AFR, ANE, CIO)										T585_REF_SOC_H13S_0.0.44				139		405	POWER ALIASES SPMU										T585_REF_PMIC_MAVERICKS_0.86.0					
20		33	SOC: POWER (FABRIC, FIXED)										T585_REF_SOC_H13S_0.0.44				140		406	SIGNAL ALIASES - 1 (HIGH SPEED)										GAREN		06/23/2020			
21		35	SOC: POWER (VDDIO)										T585_REF_SOC_H13S_0.0.44				141		407	SIGNAL ALIASES 2												10/29/2019			
22		37	SOC: POWER (VDD2H0)										T585_REF_SOC_H13S_0.0.44				142		408	SIGNAL ALIASES 3												06/24/2020			
23		39	SOC: POWER (VDD2H1)										T585_REF_SOC_H13S_0.0.44				143		409	SIGNAL ALIASES - 4										GAREN		06/23/2020			
24		41	SOC: GND-1										T585_REF_SOC_H13S_0.0.44				144		411	SIGNAL ALIASES-T728												03/10/2020			
25		42	SOC: GND-2										T585_REF_SOC_H13S_0.0.44				145		501	17.2 RULES										CONSTRAINTS		01/08/2020			
26		50	Secure Element										T585_REF_SE_CERES_0.13.0				146		502	17.2 PHYSICAL CSETS										CONSTRAINTS		01/08/2020			
27		51	BATTERY CONN										AMIR_T724		03/25/2020		147		503	17.2 SPACING CSETS, ISO										CONSTRAINTS		01/08/2020			
28		52	PBUS SUPPLY & BATTERY CHARGER										T585_REF_MAGSAFE_ACE2_0.68.0				148		504	17.2 SPACING CSETS, CLASS-CLASS										CONSTRAINTS		01/08/2020			
29		53	MAGSAFE: WHAMOLA SUPPORT										T585_REF_MAGSAFE_ACE2_0.68.0				149		601	BOM TABLES										T668_MLB		01/30/2020			
30		54	MAGSAFE: CONNECTOR										T585_REF_MAGSAFE_ACE2_0.68.0				150		602	BOM OPTION TABLES										T668_MLB_5.7.0		05/20/2020			
31		55	MAGSAFE: PORT CONTROLLER										T585_REF_MAGSAFE_ACE2_0.68.0				151		603	BOM GROUPS										T668_MLB_5.7.0		05/20/2020			
32		56	MAGSAFE: CONTROLLER SUPPORT										T585_REF_MAGSAFE_ACE2_0.68.0				152		604	BOM VARIANT TABLES										T668_MLB_5.7.0		05/20/2020			
33		57	POWER: 3V8 AON (1/2)										T585_REF_VR_ICEMAN_1.25.0				153		611	BOM ALTERNATES										T668_MLB_5.7.0		05/01/2020			
34		58	POWER: 3V8 AON (2/2)										T585_REF_VR_ICEMAN_1.25.0				154		701	PACK OPTIONS												10/20/2019			
35		60	POWER: 3V8 AON OUTPUT THROTTLE										T585_REF_VR_ICEMAN_HP_0.25.0				155		999	TEMPORARY ALIASES										GAREN		06/23/2020			
36		76	PMU BUCK OUTPUT DESENSE CAPS										T724_DTUZMAN_MLB_S_1.05/12/2020																						
37		77	PMIC SLAVE VIN/LDO/SW										T585_REF_PMIC_MAVERICKS_0.89.0																						
38		78	PMIC SLAVE BUCKS										T585_REF_PMIC_MAVERICKS_0.89.0																						
39		79	PMIC SLAVE GPIO & GND										T585_REF_PMIC_MAVERICKS_0.89.0																						
40		80	PMIC BUCK OUTPUT CAPS										T585_REF_PMIC_MAVERICKS_0.89.0																						
41		81	PMIC MASTER VIN/LDO/SW										T585_REF_PMIC_MAVERICKS_0.89.0																						
42		82	PMIC MASTER BUCKS										T585_REF_PMIC_MAVERICKS_0.89.0																						
43		83	PMIC MASTER GPIO & GND										T585_REF_PMIC_MAVERICKS_0.89.0																						
44		84	PMU PROJECT-SPECIFIC SUPPORT										T724_DTUZMAN_MLB_S_2.05/07/2020																						
45		85	PMU PROJECT SPECIFIC SUPPORT 2										T728_MLB_1.15.0		12/02/2020																				
46		92	VIPER SUPPORT										MLADEN		04/15/2020																				
47		93	VIPER CONTROLLER										T585_REF_VR_VIPER_0.61.0																						
48		94	VIPER POWER STAGES 1										T585_REF_VR_VIPER_0.61.0																						
49		95	VIPER POWER STAGES 2										T585_REF_VR_VIPER_0.61.0																						
50		101	MONACO 0										T585_REF_CLVR_MONACO_0.74.0																						
51		102	MONACO 1										T585_REF_CLVR_MONACO_0.74.0																						
52		105	MONACO 4										T585_REF_CLVR_MONACO_0.74.0																						
53		120	MONACO PROJECT SUPPORT										DTUZMAN		01/10/2020																				
54		122	POWER: 5V S2 TPS62130										T585_REF_VR_5V_TPS62130_0.11.0																						
55		130	I2C Connections - AP										APADRON7		03/04/2020																				
56		131	I2C Connections - SMC										APADRON7		03/04/2020																				
57		132	I2C Connections - Other										APADRON7		03/04/2020																				
58		135	SENSORS: HIGH-SIDE (1/2)										HKUKRATI		05/15/2020																				
59		136	SENSORS: HIGH-SIDE (2/2)										HKUKRATI		03/02/2020																				
60		137	SENSORS: HIGH-SIDE										HKUKRATI		03/02/2020																				
61		138	SENSORS: LOW-SIDE (1/3)										HKUKRATI		05/15/2020																				
62		139	SENSORS: LOW-SIDE (2/3)										HKUKRATI		03/02/2020																				
63		140	SENSORS: LOW-SIDE (3/3)										HKUKRATI		03/25/2020																				
64		141	SENSORS:THERMAL										T724_HKUKRATI_MLB_S_205/28/2020																						
65		144	SENSORS: MOTION										T585_REF_IMU_COBOL_0.0.6																						
66		145	FANS												01/10/2020																				
67		150	USB-C: High Speed ATC0										T585_REF_USBC_ACE2_0.33.0																						
68		151	USB-C: High Speed ATC1										T585_REF_USBC_ACE2_0.33.0																						
69		152	USB-C: Support 1 ATC01										T585_REF_USBC_ACE2_0.33.0																						
70		153	USB-C: Support 2 ATC01										T724_RUENJOU_MLB_S_0.05/26/2020																						
71		154	USB-C: Port Controller ATC0										T724_RUENJOU_MLB_S_0.05/26/2020																						
72		155	USB-C: Port Controller ATC1										T724_RUENJOU_MLB_S_0.05/26/2020																						
73		156	USB-C: Left Connectors										BYRON		04/01/2020																				
74		157	USB-C: HS Level Shifters										T585_REF_USBC_ACE2_0.40.0																						
75		158	USB-C: 5V Regulator										T585_REF_USBC_VR_LT8642_0.8.5																						
76		159	USB-C: CC Protection										T728_MLB_1.15.0		11/20/2020																				
77		160	USB-C: High Speed ATC2										T585_REF_USBC_ACE2_0.33.0																						
78		162	USB-C: Support 1 ATC23										T724_RUENJOU_MLB_S_0.02/18/2020																						
79		163	USB-C: Support 2 ATC23										T724_RUENJOU_MLB_S_0.05/26/2020																						
80		164	USB-C: Port Controller ATC2										T724_RUENJOU_MLB_S_0.05/26/2020																						
81		166	USB-C: Right Connector										BYRON		04/01/2020																				
82		167	USB-C: HS Level Shifters										T585_REF_USBC_ACE2_0.40.0																						
83		168	USB-C: 5V Regulator										T585_REF_USBC_VR_TPS62180_0.6.3																						
84		169	USB-C: CIO Redrivers 2/3										T585_REF_CIO_RDVR_COLUMBUS_0.7.0																						
85		170	USB-C: SUPPORT										T728_MLB_0.67.0		09/18/2020																				
86		175	HDMI: CONNECTOR										T585_REF_HDMI_MADEA_0.15.1																						
87		176	HDMI: DESENSE FILTERS										T585_REF_HDMI_MADEA_0.15.1																						
88		177	HDMI: MADEA										T585_REF_HDMI_MADEA_0.15.1																						
89		178	HDMI: Project Support 1										T585_REF_HDMI_MADEA_0.15.1																						
90		179	HDMI: Project Support 2										T585_REF_HDMI_MADEA_0.15.1																						
91		195	SDCARD CONTROLLER										T585_REF_SDCARD_GL9755_0.17.0																						
92		196	SDCARD CONNECTOR										T585_REF_SDCARD_GL9755_0.17.0																						
93		197	SDCARD IO LS/BUF SUPPORT										T585_REF_SDCARD_GL9755_0.17.0																						
94		198	SDCARD POWER SUPPORT										T585_REF_SDCARD_GL9755_0.17.0																						
95		200	WIFI/BT: MODULE										T585_REF_WIRELESS_TYPHOON_0.28.0																						
96		201	WIFI/BT: ANTENNA and GND										T585_REF_WIRELESS_TYPHOON_0.28.0																						
97		220	STORAGE: SSD0 S5E <0>										T585_REF_STORAGE_S5E_0.36.0																						
98		221	STORAGE: SSD0 S5E <1>										T585_REF_STORAGE_S5E_0.36.0																						
99		222	STORAGE: SSD0 S5E <2>										T585_REF_STORAGE_S5E_0.36.0																						
100		223	STORAGE: SSD0 S5E <3>										T585_REF_STORAGE_S5E_0.36.0																						
101		224	STORAGE: SSD0 OCARINA & NAND VCC										T585_REF_STORAGE_S5E_0.36.0																						
102		225	STORAGE: SSD1 S5E <0>										T585_REF_STORAGE_S5E_0.36.0																						
103		226	STORAGE: SSD1 S5E <1>										T585_REF_STORAGE_S5E_0.36.0																						
104		227	STORAGE																																


	8	7	6	5	4	3	2	1
D								
C								
B								
A								
	8	7	6	5	4	3	2	1

SOURCE PROJECT	SUB-DESIGN NAME	SUB-DESIGN PAGES	VERSION	HARD/ SOFT	SYNC_DATE/TIME
T585	REF_SOC_H13S	5,6,8,10,12,14,16,20,23,25,27,29,31,33,35,37,39,41,42	0.0.44	S	2020_08_25_19:51:48
T585	REF_SE_CERES	50	0.13.0	S	2020_02_27_16:33:46
T585	REF_MAGSAFE_ACE2	52-56	0.68.0	S	2021_01_29_16:52:02
T585	REF_VR_ICEMAN	57,58	1.25.0	S	2020_11_30_14:38:35
T585	REF_VR_ICEMAN_HP	60	0.25.0	S	2020_11_30_14:39:44
T585	REF_PMIC_MAVERICKS	77-83	0.89.0	S	2021_01_26_21:06:59
T585	REF_VR_VIPER	93,94,95	0.61.0	S	2021_01_27_13:09:56
T585	REF_CLVR_MONACO	101,102,105,106	0.74.0	S	2020_11_30_14:41:17
T585	REF_VR_5V_TPS62130	122	0.11.0	S	2020_12_01_11:36:35
T585	REF_IMU_COBOL	144	0.0.6	S	2020_12_01_11:35:58
T585	REF_USBC_ACE2	157,167	0.40.0	S	2021_01_11_12:16:11
T585	REF_CIO_RDVR_COLUMBUS	169	0.7.0	S	2021_01_14_12:53:02
T585	REF_USBC_VR_LT8642	158	0.8.5	S	2020_09_09_12:38:55
T585	REF_USBC_VR_TPS62180	168	0.6.3	S	2020_08_24_13:32:22
T585	REF_HDMI_MADEA	175-179	0.15.1	S	2020_12_01_17:03:28
T585	REF_SDCARD_GL9755	195-198	0.17.0	S	2021_01_19_14:27:56
T585	REF_WIRELESS_TYPHOON	200,201	0.28.0	S	2020_12_04_18:38:32
T585	REF_STORAGE_S5E	220-229	0.36.0	S	2020_05_01_14:39:35
T585	REF_PANELPWR_2D	237	0.7.0	S	2020_09_14_16:14:38
T585	REF_BLC_LUXE	238,239	0.28.0	S	2021_01_26_13:37:42
T585	REF_LAS_LID	242,243	0.6.0	S	2020_09_08_18:41:24
T585	REF_CODEC_CARLOW	245	1.1.0	S	2020_12_01_11:32:53
T585	REF_SPKRAMP_SN012776	246,247	3.3.0	S	2020_12_01_11:32:10
T585	REF_BLC_BEN_KBD_ONLY	250	0.4.0	S	2020_03_29_14:11:13
T585	REF_KBD_34PIN	251	0.2.0	S	2020_05_26_18:38:49
T585	REF_MESA_SUPPORT	256	0.14.0	H	2020_03_13_12:25:09
T585	REF_MESA_BACKLIGHT	257	0.1.0	S	2021_01_26_10:53:41
J316.SAKKOC	MLB_S	268	?	?	?


PIN DELAY MAPPING FILE	
REFERENCE DESIGNATOR	PIN DELAY CSV FILE NAME
U0600	SGA_PINDELAY_2020_01_08.CSV

PAGE TITLE			SYNC_DATE=10/23/2019	
REFERENCE DESIGN TABLE				
 Apple Inc.		DRAWING NUMBER	051-05641	SIZE D
		REVISION	6.33.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH		
		PAGE	2 OF 999	
		SHEET	2 OF 155	


	8	7	6	5	4	3	2	1		
D	MAGSAFE BOSS BS0450 2.7X1.8R-1.4ID-1.7H-SM  ALLOW_APPLE_PREFIX=BS 860-01714		LAS BOSS BS04R0 2.7X1.8R-1.4ID-1.7H-SM  ALLOW_APPLE_PREFIX=BS 860-01714	BUMPERS 860-01715 BM0400 2.8OD1.2ID-2.0H-SM 	BM0401 2.8OD1.2ID-2.0H-SM 	BM0402 2.8OD1.2ID-2.0H-SM 	BUMPERS 860-01722 BM0407 2.8OD1.2ID-4.6H-SM 	BM0408 2.8OD1.2ID-4.6H-SM 		
	BS0451 2.7X1.8R-1.4ID-1.7H-SM  ALLOW_APPLE_PREFIX=BS 860-01714		BS04R1 2.7X1.8R-1.4ID-1.7H-SM  ALLOW_APPLE_PREFIX=BS 860-01714	BM0403 2.8OD1.2ID-2.0H-SM 	BM0404 2.8OD1.2ID-2.0H-SM 	BM0405 2.8OD1.2ID-2.0H-SM 				
	L USBC BOSS BS04F0 2.7X1.8R-1.4ID-1.7H-SM  ALLOW_APPLE_PREFIX=BS 860-01714		L SPEAKER BOSS BS04R2 2.7X1.8R-1.4ID-1.7H-SM  ALLOW_APPLE_PREFIX=BS 860-01714		BM0406 2.8OD1.2ID-2.0H-SM 	BM0410 2.8OD1.2ID-2.0H-SM 	BM0413 2.8OD1.2ID-2.0H-SM 			
	BS04F1 2.7X1.8R-1.4ID-1.7H-SM  ALLOW_APPLE_PREFIX=BS 860-01714		BS04R3 2.7X1.8R-1.4ID-1.7H-SM  ALLOW_APPLE_PREFIX=BS 860-01714							
C	R USBC BOSS BS04G0 2.7X1.8R-1.4ID-1.7H-SM  ALLOW_APPLE_PREFIX=BS 860-01714		AUDIO JACK BOSS BS04R4 2.7X1.8R-1.4ID-1.7H-SM  ALLOW_APPLE_PREFIX=BS 860-01714	BUMPERS 860-01839 BM0430 2.8OD1.2ID-4.0H-SM 	BM0431 2.8OD1.2ID-4.0H-SM 	BM0432 2.8OD1.2ID-4.0H-SM 				
	BS04G1 2.7X1.8R-1.4ID-1.7H-SM  ALLOW_APPLE_PREFIX=BS 860-01714		BS04R5 2.7X1.8R-1.4ID-1.7H-SM  ALLOW_APPLE_PREFIX=BS 860-01714	BM0433 2.8OD1.2ID-4.0H-SM 	BM0434 2.8OD1.2ID-4.0H-SM 	BM0435 2.8OD1.2ID-4.0H-SM 				
	ANTENNA BOSS BS04L0 2.7X1.8R-1.4ID-1.7H-SM  ALLOW_APPLE_PREFIX=BS 860-01714		BS04T0 BOSS-3.4OD1.75ID-2.6H-SM  860-01717	BM0436 2.8OD1.2ID-4.0H-SM 	BM0437 2.8OD1.2ID-4.0H-SM 	BM0438 2.8OD1.2ID-4.0H-SM 				
	BS04L1 2.7X1.8R-1.4ID-1.7H-SM  ALLOW_APPLE_PREFIX=BS 860-01714		BS04T1 BOSS-3.4OD1.75ID-2.6H-SM  860-01717	BM0411 2.8OD1.2ID-4.0H-SM 	BM0412 2.8OD1.2ID-4.0H-SM 					
B	BS04L2 BOSS-2.9X4.7-2.1H-SM  860-01841		TOUCHID BOSS BS04T2 2.7X1.8R-1.4ID-1.7H-SM  ALLOW_APPLE_PREFIX=BS 860-01714							
	DISP, CAM BOSS BS04P0 2.7X1.8R-1.4ID-1.7H-SM  ALLOW_APPLE_PREFIX=BS 860-01714		BS04T3 2.7X1.8R-1.4ID-1.7H-SM  ALLOW_APPLE_PREFIX=BS 860-01714							
A	BS04P1 2.7X1.8R-1.4ID-1.7H-SM  ALLOW_APPLE_PREFIX=BS 860-01714									
	BKLT BOSS BS04P2 2.7X1.8R-1.4ID-1.7H-SM  ALLOW_APPLE_PREFIX=BS 860-01714									
	BS04P3 2.7X1.8R-1.4ID-1.7H-SM  ALLOW_APPLE_PREFIX=BS 860-01714									


PD PARTS		
 Apple Inc.		DRAWING NUMBER 051-05641
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 6.33.0
		BRANCH
		PAGE 4 OF 999
		SHEET 3 OF 155

860-01841



SYNC_MASTER=GAREN		SYNC_DATE=03/09/2020	
PAGE TITLE			
PD PARTS			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-05641		D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	6.33.0		
	BRANCH		
	PAGE		
	4 OF 999		
	SHEET		
	3 OF 155		





PAGE TITLE		
SOC: RESETS, CLOCKS, SWD		
 Apple Inc.	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	6 OF 999
	SHEET	5 OF 155





D

C

B

A

D

C

B

A

8

7

6




5

4


3


2

1





BOM\_COST\_GROUP=SOC


PAGE TITLE		
SOC: LPDP, ISP, MIPI		
 Apple Inc.	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	10 OF 999
	SHEET	7 OF 155









PAGE TITLE		
SOC: AOP, SMC, NUB		
 Apple Inc.	DRAWING NUMBER	SIZE
	051-05641	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	
	6.33.0	
	BRANCH	
	PAGE	16 OF 999
	SHEET	10 OF 155

D

## C

## B





## D


## C




## A




FORM 100-100-100-100-100		FORM 100-100-100-100-100	
PAGE TITLE		PAGE TITLE	
SOC: SHARED SUPPORT		SOC: SHARED SUPPORT	
 Apple Inc.	DRAWING NUMBER	051-05641	SIZE D
	REVISION	6.33.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		PAGE 19 OF 999	
		SHEET 11 OF 155	







## SGA SPMI MPMU SOURCE TERMINATIONS




## SGA SPMI SPMU SOURCE TERMINATIONS




## SGA SPI BKLT SOURCE TERMINATIONS




## LUXE SPMI SOURCE TERMINATIONS




## SGA SPI SENSOR SOURCE TERMINATIONS





## SGA SPI IPD SOURCE TERMINATIONS





## SGA SPI TOUCHID SOURCE TERMINATIONS




## SGA SPI TCON SOURCE TERMINATIONS



## SGA TDM SOURCE TERMINATIONS




PAGE TITLE		DRAWING NUMBER		SIZE
PROJECT SUPPORT (1/2)		051-05641		D
 Apple Inc.		REVISION		
		6.33.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:				
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE				
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				
		PAGE		
		21 OF 999		
		SHEET		
		13 OF 155		


BOM\_COST\_GROUP=SOC




SPI AOP Sensor LS and Branch Resistors




DISPLAY BACKLIGHT




SoC POWER BINNING RESISTORS



rdar//73623710 Marginal PM on PPVDD\_ECPU\_AWAKE




rdar//73770219 Add Dummy Caps for DFM





PAGE TITLE		
PROJECT SUPPORT (2/2)		
Apple Inc.	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	22 OF 999
	SHEET	14 OF 155


BOM\_COST\_GROUP=SOC




PAGE TITLE		
SOC: POWER (CPU, GPU)		
	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	23 OF 999
	SHEET	15 OF 155





PAGE TITLE		
SOC: POWER (SRAM, DISP, DCS)		
 Apple Inc.	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	25 OF 999
	SHEET	16 OF 155



PAGE TITLE		
SOC: POWER (VDD1, VDD2)		
 Apple Inc.	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	27 OF 999
	SHEET	17 OF 155

BOM\_COST\_GROUP=SOC







PAGE TITLE		
SOC: POWER (VDDQ)		
 Apple Inc.	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	29 OF 999
	SHEET	18 OF 155


BOM\_COST\_GROUP=SOC















PAGE TITLE		
SOC: POWER (VDD2H0)		
 Apple Inc.	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	37 OF 999
	SHEET	22 OF 155





PAGE TITLE		
SOC: POWER (VDD2H1)		
 Apple Inc.	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	39 OF 999
	SHEET	23 OF 155

BOM\_COST\_GROUP=SOC







PAGE TITLE		
SOC: GND-2		
 Apple Inc.	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	42 OF 999
	SHEET	25 OF 155

D

## C

B

A

BOM\_COST\_GROUP=SECURE ELEMENT

D

C

B

A



Battery Sub-System Debug Connector  
AARDVARKANOID CONN

BMU POWER FLEX HOTBAR'd TO THE MLB:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
632-04146	1	PCBA,FLEX,FLEX,BMU-POWER,X1704	J5150	CRITICAL	BATT:POR


Flex Pad TO MLB 998-03780.


J80 Battery Hotbar Flex Pads 998-03902



ARKANOID		MLB Connector / Signals	Saleae
J0301 - 1	6	SMBUS_BATT_SCL (= I2C_SMC_PWR_SCL)	0
J0301 - 3	4	SMBUS_BATT_SDA (= I2C_SMC_PWR_SDA)	1
J0301 - 5	2	I2C_SMC_UPC_SCL	2
J0301 - 7	1	I2C_SMC_UPC_SDA	3
J0302 - 1	3	UPC_SMC_I2C_INT_L	4
J0302 - 3	5	CHGR_AMON	5
J0302 - 5	7	CHGR_BMON	6
J0302 - 7	9	1 / 6.76 * PPDCIN_AON	7
J0303 - 1	11	CHGR_RST_IN	8
J0303 - 3	12	—	9
J0303 - 5	10	PPVBAT_AON	10
J0303 - 7	8	—	11


APN:518S0818



PAGE TITLE			
BATTERY CONN			
 Apple Inc.	DRAWING NUMBER	051-05641	SIZE D
	REVISION	6.33.0	BRANCH
	PAGE	51 OF 999	SHEET
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		27 OF 155	

BOM\_COST\_GROUP=BATTERY








## CHGR I2C Level Translation

SMBUS\_CHGR\_LV8\_[SCL/SDA]: Level translation circuit to be placed in project specific I2C page.

## CHGR\_INT\_L Level Translation







Stuff R5320 in case, glitch during power sequencing is a concern.




## CHGR\_AUX\_OK Pull Up

Pull up to MPMU LDO9, or rely on MPMU internal pull up.

OK, to completely remove pull up, but consult PMU architecture and check OTP before that.




BOM\_COST\_GROUP=BATTERY

PAGE TITLE		
MAGSAFE: WHAMOLA SUPPORT		
 Apple Inc.	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	53 OF 999
	SHEET	29 OF 155


\*\* OK2PLACE \*\*


# MAGSAFE MLB connector, CC OV and External RD




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
118S0516	1	UVLO set RH=750K	R5215	CRITICAL	SUONA_UVLO
118S0236	1	UVLO set RL=255K	R5216	CRITICAL	SUONA_UVLO
118S0526	1	UVLO set RH=787K	R5215	CRITICAL	WHAMOLA_UVLO
118S0116	1	UVLO set RL=158K	R5216	CRITICAL	WHAMOLA_UVLO
353S02781	1	IC,RAA469900,PMIC,WHAMOLA,OTP-4,MCS940	U5200	CRITICAL	WHAMOLA:1A


BOM\_COST\_GROUP=MAGSAFE


PAGE TITLE		
MAGSAFE: CONNECTOR		
 Apple Inc.	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	54 OF 999
	SHEET	30 OF 155



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S02166	1	IC,CD3218,ACE2,B2,USB FWR SW,BGA123	U5500	CRITICAL	


PAGE TITLE			
MAGSAFE: PORT CONTROLLER			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-05641		D
	REVISION		
NOTICE OF PROPRIETARY PROPERTY:		6.33.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT		PAGE	
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		55 OF 999	
		SHEET	
		31 OF 155	



PAGE TITLE		
MAGSAFE: CONTROLLER SUPPORT		
 Apple Inc.	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	56 OF 999
	SHEET	32 OF 155











P3V8 LOW SIDE ISENSE AND ILIMIT (SUMMING AMP FOR 3 PHASES)

rdar://problem/69466996 Iceman Throttle Design Data

10A MAX ON PHASE 1, MAX TOTAL CURRENT SENSE @ PMU= 43.11A



PHASE 1 VSENSE GAIN: 8.75  
PHASE 2/3 VSENSE GAIN: 35  
4:1 WEIGHT FOR PHASE 1 RTREE



Nominal thresholds

		5V		3V8	
		A	V	A	V
BOM1	th_rise	34.6	1.20	32.7	1.20
	th_fall	32.9	1.14	34.4	1.14
BOM2	th_rise	49.7	1.30	47.1	1.29
	th_fall	47.3	1.24	49.5	1.23

Call one of these BOM GROUPs in the main BOM:

BOM GROUP	BOM OPTIONS
P3V8ILIM:BOM1_5V	P3V8ILIM_RT:23K2,P3V8ILIM_RB:20K,P3V8ILIM_RF:909K,P3V8ILIM_VCC:5V
P3V8ILIM:BOM2_5V	P3V8ILIM_RT:22K,P3V8ILIM_RB:22K,P3V8ILIM_RF:887K,P3V8ILIM_VCC:5V
P3V8ILIM:BOM1_3V8	P3V8ILIM_RT:23K2,P3V8ILIM_RB:20K,P3V8ILIM_RF:680K,P3V8ILIM_VCC:3V8
P3V8ILIM:BOM2_3V8	P3V8ILIM_RT:22K,P3V8ILIM_RB:22K,P3V8ILIM_RF:649K,P3V8ILIM_VCC:3V8


Don't Call these OPTIONs directly:

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S0349	1	RES,0402,1%,1/16W,23.2K	R6041	P3V8ILIM_RT:23K2
114S00141	1	RES,0402,1%,1/16W,22K	R6041	P3V8ILIM_RT:22K
114S0343	1	RES,0402,1%,1/16W,20K	R6042	P3V8ILIM_RB:20K
114S00141	1	RES,0402,1%,1/16W,22K	R6042	P3V8ILIM_RB:22K
114S0491	1	RES,0402,1%,1/16W,649K	R6043	P3V8ILIM_RF:649K
114S00146	1	RES,0402,1%,1/16W,680K	R6043	P3V8ILIM_RF:680K
114S0504	1	RES,0402,1%,1/16W,887K	R6043	P3V8ILIM_RF:887K
114S0505	1	RES,0402,1%,1/16W,909K	R6043	P3V8ILIM_RF:909K

BOM\_COST\_GROUP=SOC POWER


PAGE TITLE			
POWER: 3V8 AON OUTPUT THROTTLE			
	DRAWING NUMBER	051-05641	SIZE D
	REVISION	6.33.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	60 OF 999
		SHEET	35 OF 155















8	7	6	5	4	3	2	1	
*** OK2INTEGRATE ***								
D	MASTER				SLAVE			
	<div>138 42 36 =PPVDD ECPU AWAKE REG</div> <div>C8003 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C8002 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C8001 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C8000 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div>				<div>139 38 36 =PPVDD DCS S1 REG</div> <div>C80B3 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C80B2 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C80B1 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C80B0 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div>			
	<div>138 42 36 =PPVDD GPU BMPR S1 REG</div> <div>C8013 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C8012 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C8011 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C8010 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div>				<div>139 38 36 =PP0V575 S1 VDD00 REG</div> <div>C80C3 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C80C2 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C80C1 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C80C0 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div>			
	<div>138 42 36 =PPVDD ECPU SRAM AWAKE REG</div> <div>C8023 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C8022 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C8021 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C8020 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div>				<div>139 38 36 =PP0V95 S2SW VDD2L REG</div> <div>C80D3 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C80D2 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C80D1 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C80D0 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div>			
	<div>138 42 36 =PP1V8 S2SW REG</div> <div>C8033 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C8032 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C8031 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C8030 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div>				<div>139 135 38 36 =PP1V8 S2 REG</div> <div>OMIT TABLE</div> <div>C80E9 1 20UF 20% 2.5V X6S-CERM 0402-COMBO 138S00035</div> <div>OMIT TABLE</div> <div>C80E8 1 20UF 20% 2.5V X6S-CERM 0402-COMBO 138S00035</div> <div>OMIT TABLE</div> <div>C80E7 1 20UF 20% 2.5V X6S-CERM 0402-COMBO 138S00035</div> <div>OMIT TABLE</div> <div>C80E6 1 20UF 20% 2.5V X6S-CERM 0402-COMBO 138S00035</div> <div>OMIT TABLE</div> <div>C80E5 1 20UF 20% 2.5V X6S-CERM 0402-COMBO 138S00035</div> <div>NOSTUFF</div> <div>C80E4 1 20UF 20% 2.5V X6S-CERM 0402-COMBO 138S00035</div> <div>C80E3 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C80E2 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C80E1 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C80E0 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div>			
	<div>138 42 36 =PPVDD2H1 S2SW REG</div> <div>C8043 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C8042 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C8041 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C8040 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div>				<div>139 38 36 =PPVDD2H0 S2SW REG</div> <div>C80F3 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C80F2 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C80F1 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C80F0 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div>			
	<div>138 42 36 =PPVDD AVEMSR AWAKESW REG</div> <div>C8053 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C8052 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C8051 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C8050 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div>				<div>139 38 36 =PPVDD SOC S1 REG</div> <div>C80G3 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C80G2 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C80G1 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C80G0 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div>			
	<div>138 42 36 =PPVDD AMPH1 S2SW REG</div> <div>C8063 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C8062 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C8061 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C8060 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div>				<div>139 38 36 =PP0V855 S2 VDDCIO REG</div> <div>C80H3 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C80H2 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C80H1 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C80H0 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div>			
	<div>138 42 36 =PP0V81 S1 SRAM REG</div> <div>C8073 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C8072 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C8071 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C8070 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div>				<div>139 38 =PPVDD DISP2 AWAKESW REG</div> <div>ROBOPTION=PMU_DISP2=1</div> <div>C80I3 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>ROBOPTION=PMU_DISP2=1</div> <div>C80I2 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>ROBOPTION=PMU_DISP2=1</div> <div>C80I1 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>ROBOPTION=PMU_DISP2=1</div> <div>C80I0 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div>			
	<div>138 135 42 36 =PP1V2 S2 REG</div> <div>OMIT TABLE</div> <div>C8088 1 15UF 20% 2.5V X6S 0402-COMBO1 998-22969</div> <div>OMIT TABLE</div> <div>C8087 1 15UF 20% 2.5V X6S 0402-COMBO1 998-22969</div> <div>OMIT TABLE</div> <div>C8086 1 15UF 20% 2.5V X6S 0402-COMBO1 998-22969</div> <div>OMIT TABLE</div> <div>C8085 1 15UF 20% 2.5V X6S 0402-COMBO1 998-22969</div> <div>OMIT TABLE</div> <div>C8084 1 15UF 20% 2.5V X6S 0402-COMBO1 998-22969</div> <div>C8083 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C8082 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C8081 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C8080 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div>				<div>139 135 38 36 =PP1V225 AWAKE REG</div> <div>OMIT TABLE</div> <div>C80J8 1 15UF 20% 2.5V X6S 0402-COMBO1 998-22969</div> <div>OMIT TABLE</div> <div>C80J7 1 15UF 20% 2.5V X6S 0402-COMBO1 998-22969</div> <div>OMIT TABLE</div> <div>C80J6 1 15UF 20% 2.5V X6S 0402-COMBO1 998-22969</div> <div>OMIT TABLE</div> <div>C80J5 1 15UF 20% 2.5V X6S 0402-COMBO1 998-22969</div> <div>OMIT TABLE</div> <div>C80J4 1 15UF 20% 2.5V X6S 0402-COMBO1 998-22969</div> <div>C80J3 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C80J2 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C80J1 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C80J0 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div>			
	<div>138 42 36 =PPVDD FIXED S1 REG</div> <div>C8093 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C8092 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C8091 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C8090 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div>				<div>139 38 36 =PPVDD AMPH0 S2SW REG</div> <div>C80K3 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C80K2 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C80K1 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C80K0 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div>			
	<div>138 42 36 =PP0V575 S1 VDD01 REG</div> <div>C80A3 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C80A2 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C80A1 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C80A0 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div>				<div>139 38 36 =PPVDD DISP AWAKESW REG</div> <div>C80L3 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C80L2 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C80L1 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div> <div>C80L0 1 2.2UF 10% 10V X6S-CERM 0402 138S00041</div>			
Output Desense Caps to be drawn on project-specific page(s):								
1x each 3pF+12pF for 1/2phase Buck: 1/2/3/6/8/9/10_M								
2x each 3pF+12pF for 3/4-phase Buck: 0/4/5/7/10_S								
BOM_COST_GROUP=SOC POWER								
8	7	6	5	4	3	2	1	

PAGE TITLE		
PMIC BUCK OUTPUT CAPS		
 Apple Inc.	DRAWING NUMBER	SIZE
	051-05641	D
REVISION		
6.33.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		80 OF 999
II NOT TO REPRODUCE OR COPY IT		SHEET
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		40 OF 155
IV ALL RIGHTS RESERVED		


PAGE TITLE		
PMIC BUCK OUTPUT CAPS		
 Apple Inc.	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	80 OF 999
	SHEET	40 OF 155












(Pin notes) are based on OTP version AM/BM  
<https://seg-docs.csg.apple.com/projects/maverick/release/OTP/>


[Pin notes] are based on SW Overrides  
J314: [rdar://problem/58535481](#)  
J316: [rdar://problem/61525321](#)  
J375: [rdar://problem/69103874](#)  
J374: [rdar://problem/59234559](#)



GPIO without (OTP notes) are Input/IPD/1V8AON  
GPIO without [SW notes] are left in their OTP state  
GPIO that are unused per project are left in their OTP state

PAGE TITLE			
PMIC MASTER GPIO & GND			
	DRAWING NUMBER	051-05641	SIZB
	REVISION	6.33.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	83 OF 999
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET	43 OF 155




PAGE TITLE		
PMU PROJECT-SPECIFIC SUPPORT		
	DRAWING NUMBER	S128
	051-05641	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	6.33.0
	BRANCH	
	PAGE	84 OF 999
SHEET	44 OF 155	







```
<rdar://problem/61127187> (P2_ J316 Pls MLB Add PBUS caps on Viper input
```




PH1



PH2



PH3

<a href="http://www.1047878.com/800">http://www.1047878.com/800</a> PAGE TITLE		<a href="http://www.1047878.com/1410000">http://www.1047878.com/1410000</a>	
<h1>VIPER SUPPORT</h1>			
 <div>Apple Inc.</div>	DRAWING NUMBER <b>051-05641</b>	SIZE <b>D</b>	
	REVISION <b>6.33.0</b>		
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH   PAGE <b>92 OF 999</b>  SHEET <b>46 OF 155</b>	


BOM\_COST\_GROUP=PLATFORM POWER



\*\*\*OK2INTEGRATE\*\*\*


## VIPER CONTROLLER

ROUTE VIPER\_BOOT\_1, VIPER\_GSW1, VIPER\_GSENSE1 TOGETHER IN DIFFENTIAL-TRIPLET FASHION, WITH VIPER\_GSW1 IN THE MIDDLE




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353802759	1	1C,RAA225502C,VPR,A2,3PH,OTF-R0E8,TQFN40	U9300	CRITICAL	VIPER:3PH
353802760	1	1C,RAA225502C,VPR,A2,5PH,OTF-R0F0,TQFN40	U9300	CRITICAL	VIPER:5PH

BOM\_COST\_GROUP=SOC POWER

PAGE TITLE		
VIPER CONTROLLER		
 Apple Inc.	DRAWING NUMBER	051-05641
	REVISION	6.33.0
	BRANCH	
	PAGE	93 OF 999
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 47 OF 155


\*\*\*OK2INTEGRATE\*\*\*

VIPER POWER STAGES 1



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S02708	2	1C,RAA225701C,KEY,DR MOS,A2,OTF-0,PQR032	U9400,U9420	CRITICAL	

VIPER POWER STAGES 1


 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER	051-05641	SIZE	D
REVISION	6.33.0	BRANCH	
PAGE	94 OF 999	SHEET	48 OF 155


\*\*\*OK2INTEGRATE\*\*\*

## VIPER POWER STAGES 2



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353802708	1	IC, RAA225701C, BKY, DR, MOS, A2, CTP, 0, PQFN32	U9500	CRITICAL	

BOM\_COST\_GROUP=SOC POWER

PAGE TITLE		
VIPER POWER STAGES 2		
 Apple Inc.	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
I NOT TO REPRODUCE OR COPY IT		
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		
PAGE		95 OF 999
SHEET		49 OF 155

\*\*\*OK2INTEGRATE\*\*\*

MONACO\_0

INSTANCE = C0  
SILICON:CFG = A0:A0, B0:D0  
SILICON:OTP = A0:ZP\_, B0:YP\_

D

D

C







C

B

B

A

A



VOLTAGE=1.8V  
MIN\_NECK\_WIDTH=0.1000  
MIN\_LINE\_WIDTH=0.1000  
PP1V8\_CLVR\_VDDC1  
MAKE\_BASE=TRUE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
998-24561	1	IC,MON,B0,OTP-YPJ,DEV,FCCSP168	UAI00	CRITICAL	


BOM\_COST\_GROUP=SOC POWER

PAGE TITLE			
MONACO 0			
	DRAWING NUMBER	051-05641	SIZE D
	REVISION	6.33.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	101 OF 999
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	50 OF 155
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

\*\*\*OK2INTEGRATE\*\*\*


MONACO\_1

INSTANCE = C1  
CFG = A1  
OTP = BP\_




OMIT\_TABLE

UA200  
MON  
BGA  
SYM 1 OF 2






OMIT\_TABLE

UA200  
MON  
BGA  
SYM 2 OF 2



51 CLVR1 SGPIO ADDR0 == MAKE\_BASE-TRUE  
51 CLVR1 SGPIO ADDR1 == PP1V2 S2 CLVR VDDIO 50 51 52 53 138



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
998-24556	1	IC,MON,B0,OTP-BP0,DEV,FCCSP168	UA200	CRITICAL	

BOM\_COST\_GROUP=SOC POWER

PAGE TITLE		
MONACO 1		
	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	102 OF 999
	SHEET	51 OF 155



\*\*\*OK2INTEGRATE\*\*\*

MONACO\_4

SC

INSTANCE = C2

CFG = C0

OTP = QP\_

1C

INSTANCE = C4

CFG = C1


OTP = RP\_

2C

INSTANCE = C4


CFG = C2

OTP = SP\_










OMIT\_TABLE

UA500  
MON  
BGA  
SYM 1 OF 2



OMIT\_TABLE

UA500  
MON  
BGA  
SYM 2 OF 2



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
998-24558	1	1C,MON,B0,OTP-QP0,DEV,FC0SP168	UA500	CRITICAL	MONACO_SC
998-24559	1	1C,MON,B0,OTP-RP0,DEV,FC0SP168	UA500	CRITICAL	MONACO_1C

PAGE TITLE			
MONACO 4			
	DRAWING NUMBER	051-05641	SIZE D
	REVISION	6.33.0	
NOTICE OF PROPRIETARY PROPERTY:			BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			PAGE 105 OF 999
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			SHEET 52 OF 155
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I ALL RIGHTS RESERVED			

BOM\_COST\_GROUP=SOC POWER



D

C

B



A

D

C

B


A



MONACO UNUSED GPIO's

MAKE_BASE=TRUE		
50	CLVR0 GPIO0	== NC CLVR0 GPIO0
50	CLVR0 GPIO1	== NC CLVR0 GPIO1
50	CLVR0 GPIO2	== NC CLVR0 GPIO2
50	CLVR0 GPIO3	== NC CLVR0 GPIO3
50	CLVR0 GPIO4	== NC CLVR0 GPIO4
50	CLVR0 GPIO5	== NC CLVR0 GPIO5
MAKE_BASE=TRUE		
51	CLVR1 GPIO0	== NC CLVR1 GPIO0
51	CLVR1 GPIO1	== NC CLVR1 GPIO1
51	CLVR1 GPIO2	== NC CLVR1 GPIO2
51	CLVR1 GPIO3	== NC CLVR1 GPIO3
51	CLVR1 GPIO4	== NC CLVR1 GPIO4
51	CLVR1 GPIO5	== NC CLVR1 GPIO5
MAKE_BASE=TRUE		
52	CLVR4 GPIO0	== NC CLVR4 GPIO0
52	CLVR4 GPIO1	== NC CLVR4 GPIO1
52	CLVR4 GPIO3	== NC CLVR4 GPIO3
52	CLVR4 GPIO4	== NC CLVR4 GPIO4
52	CLVR4 GPIO5	== NC CLVR4 GPIO5

BOM\_COST\_GROUP=SOC POWER

PAGE TITLE		
MONACO PROJECT SUPPORT		
 Apple Inc.	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	120 OF 999
	SHEET	53 OF 155

\* OK2INTEGRATE \*


5V\_S2 Voltage Regulator (low power option)

SET ONE OPTION FOR PBUS CAPS

PACK\_OPTION=5VS2TPS\_PBUS-B12  
PACK\_OPTION=5VS2TPS\_PBUS-D2  
PACK\_OPTION=5VS2TPS\_PBUS-D12

START UP TIME = 4.7/7.5/10.5 MS  
(min/typ/max)

Vout-nom = 5.14V  
Iout Max = 2.1A  
f = 1.25 MHZ



Decay time to 0.1V:  
86ms-min / 114ms-typ / 148ms-max  
(Vout=5.14V5%, Cout=260uF20%, R=2x220R5%)


PAGE TITLE			
POWER: 5V S2 TPS62130			
	DRAWING NUMBER	SIZE	
	051-05641	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	6.33.0	
	BRANCH		
	PAGE	122 OF 999	
	SHEET	54 OF 155	

BOM\_COST\_GROUP=PLATFORM POWER

AP\_I2C0


DEVICE	CARD/REFDES	7-BIT	8-BIT
ACE2 - 0 (DEBUG)	USB-C 0	0X38	0X70
ACE2 - 1 (DEBUG)	USB-C 0	0X3F	0X7E
ACE2 - 2 (DEBUG)	USB-C 1	0X3B	0X76
ACE2 - 5 (DEBUG)	USB-C 1	0X3A	0X74
BANK ALL CALL		0X6B	0XD6

MASTER	NUMBER	SPEED	7-BIT ADDR	8-BIT ADDR (R)	DEVICE
?	?	?	?	?	?
?	?	?	?	?	?
?	?	?	?	?	?




AP\_I2C1

DEVICE	CARD/REFDES	7-BIT	8-BIT
SPKRAMP TAWANG A	SPKRAMP	0X38	0X70
SPKRAMP TAWANG B	SPKRAMP	0X39	0X72
SPKRAMP TAWANG C	SPKRAMP	0X3A	0X74




AP\_I2C2

DEVICE	CARD/REFDES	7-BIT	8-BIT
CODEC - CLIFDEN	DMIC & CODEC	0X48	0X90
CODEC - CARLOW	DMIC & CODEC	0X4B	0X95




AP\_I2C3

DEVICE	CARD/REFDES	7-BIT	8-BIT
SPKRAMP TAWANG D	SPKRAMP	0X3B	0X76
SPKRAMP TAWANG E	SPKRAMP	0X3C	0X78
SPKRAMP TAWANG F	SPKRAMP	0X3D	0X7A



AP\_I2C7

DEVICE	CARD/REFDES	7-BIT	8-BIT
Avellino PMIC	Display	0XXX	0XX



UNUSED:


AOP\_I2C1  
ISP\_I2C0  
ISP\_I2C1  
ISP\_I2C3

BOM\_COST\_GROUP=SOC

I2C Connections - AP		
Apple Inc.	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		130 OF 999
II NOT TO REPRODUCE OR COPY IT		SHEET
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		55 OF 155
IV ALL RIGHTS RESERVED		


SMC\_I2C0

DEVICE	CARD/REFDES	7-BIT	8-BIT
CHARGER - SUONA	BATT/CHARGER	0X09	0X12
CHARGER - WHAMOLA	BATT/CHARGER	0X??	??
ICEMAN	U5700	0XXX	0XX
BMU	BMU	0X0B	0X16




SMC\_I2C1

DEVICE	CARD/REFDES	7-BIT	8-BIT
ACE2 - 0 (DEBUG)	USB-C 0	0X38	0X70
ACE2 - 1 (DEBUG)	USB-C 0	0X3F	0X7E
ACE2 - 2 (DEBUG)	USB-C 1	0X3B	0X76
ACE2 - 5 (DEBUG)	USB-C 1	0X3A	0X74
BANK1 ALL CALL		0X6B	0XD6



SMC\_I2C2

DEVICE	CARD/REFDES	7-BIT	8-BIT
NAND PMIC 0	NAND 0	0X79	0XF2
NAND PMIC 1	NAND 1	0X78	0XF0




SYMC\_MASTER=ASAPDR07

SYMC\_DATE=03/04/2020

PAGE TITLE

I2C Connections - SMC

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-05641

REVISION

6.33.0

PAGE

131 OF 999

SHEET

56 OF 155


SIZE

D

BOM\_COST\_GROUP=SOC


SMC\_I2C3

DEVICE	CARD/REFDES	7-BIT	8-BIT
Palm Rest Temp	IPD	0X4C	0X98




SMC\_I2C4

DEVICE	CARD/REFDES	7-BIT	8-BIT
Temp Sensors	DISPLAY TEMP SNS	0X48	0X90




AOP\_I2C0

DEVICE	CARD/REFDES	7-BIT	8-BIT
ALS	Camera	0X29	0X52
ALS Temp	Camera	0X24	0X48



ISP\_I2C2

DEVICE	CARD/REFDES	7-BIT	8-BIT
FHSi+	Camera	0X10	0X20
Camera Sensor	Camera	0X6C	0XD8



UNUSED and already aliased  
ISP\_I2C0 SMC\_I2C6  
ISP\_I2C1  
ISP\_I2C3  
AOP\_I2C1

SI2C

DEVICE	CARD/REFDES	7-BIT	8-BIT
SEP EEPROM	U0500	0XXX	0XX

Need to confirm if this needs/has pull-ups


MISSING WLAN/BT, R1, CELL - VENDOR CARDS

SYNC\_MASTER=APADRON7

SYNC\_DATE=03/04/2020

PAGE TITLE

I2C Connections - Other

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-05641

REVISION

6.33.0

BRANCH

PAGE

132 OF 999

SHEET


57 OF 155

BOM\_COST\_GROUP=SOC




## P3V8 AON HIGH SIDE ISENSE

```
Gain: 100, EDP: 11.515A
Rsense: 0.001 Ohm
Vsense: 11.15 mV, Range: 15A
SPMU: AMUX_A2, 1ms
```




## 5V S2 VR HIGH SIDE ISENSE

```
Gain: 200, EDP: 1.061A
Rsense: 0.005 Ohm
Vsense: 5.305 mV, Range: 1.5A
MPMU: AMUX A5, 8ms
```




P1V8VDDH HIGH SIDE ISENSE

```
Gain: 100, EDP: 17.326 A
Rsense: 0.00075 Ohm
Vsense: 12.99 mV, Range:
SPMU: AMUX_A0, 1ms
```




## P1V8VDDH VSENSE

```
SPMU:  AMUX_A1, 1ms
```




## P3V8AON VSENSE

```
SPMU: AMUX_A2, 1ms
```



## DCIN VOLTAGE SENSE


```
MPMU: AMUX_A0, 1ms
```



MAX ADAPTOR VOLTAGE = 28V + 5% -> 30V  
DIVIDER GAIN: 0.0491  
MAX VOUT: 1.4733  
THEVENIN EQUIVELENT: 4.47K

## DCIN ISENSE AMON


```
MPMU: AMUX_A1, 1ms
```



```
MAX ADAPTOR CURRENT: 5A
AMON GAIN, RSENSE: 20X, 10m
MAX AMON OUTPUT VOLTAGE: 1V
```

## BATTERY ISENSE BMON

```
MPMU: AMUX_A2, 1ms
```




```

BMON GAIN, RSENSE: 7.9X, 5m
MAX ADC INPUT VOLTAGE: 1.5V (G=1)
MAX SUPPORTED BATTERY CURRENT SENSE: 37.97A


```

## PBUS VOLTAGE SENSE

```
MPMU:  AMUX_A3, 1ms
```




```
MAX PBUS VOLTAGE: 13.05V + 5% -> 13.7V
DIVIDER GAIN: 0.106
MAX VOUT: 1.4522
THEVENIN EQUIVELENT: 4.559K
```

PAGE TITLE			
SENSORS: HIGH-SIDE (1/2)			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-05641		D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	6.33.0		
BRANCH		PAGE	
		135	OF 999
		SHEET	
		58	OF 155


## MASTER PMU HIGH SIDE 3V8 ISENSE

```
Gain: 100, EDP: 17 A
Rsense: 0.00075 Ohm
Vsense: 12.75 mV, Range: 20A
MPMU: AMUX_B1, 8ms
```




## SLAVE PMU HIGH SIDE 3V8 ISENSE

```
Gain: 100, EDP: 17A
Rsense: 0.00075 ohm
Vsense: 12.75 mV, Range: 20A
SPMU: AMUX_A5, 8ms
```




NAND 0 PBUS ISENSE

```
Gain: 200, EDP:1.985 A
Rsense: 0.003 Ohm
Vsense: 5.955 mV, Range: 2.5A
MPMU: AMUX_B2, 8ms
```




NAND 1 PBUS ISENSE


```
Gain: 200, EDP:1.985 A
Rsense: 0.003 Ohm
Vsense: 5.955 mV, Range: 2.5A
SPMU: AMUX_B3, 8ms
```



## LEFT SPKRAMP PBUS ISENSE

```
Gain: 200, EDP:9A
Rsense: 0.0075 Ohm
Vsense: 6.75 mV, Range: 10A
SPMU: AMUX_A4, 8ms
```




PAGE TITLE		
SENSORS: HIGH-SIDE (2/2)		
 Apple Inc.	DRAWING NUMBER	SIZE
	051-05641	D
	REVISION	
	6.33.0	
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
BRANCH		
PAGE		
136 OF 999		
SHEET		
59 OF 155		

BOM\_COST\_GROUP=SENSORS


SD PBUS ISENSE

Gain: 200, EDP: 0.5 A  
Rsense: 0.015 Ohm  
Vsense: 7.5 mV, Range: 0.5A  
SPMU: AMUX\_B5, 8ms




LCD BKLT (LUXE) ISENSE

Gain: 100, EDP: 4.687 A  
Rsense: 0.03 Ohm  
Vsense: 14.061 mV, Range: 5A  
SPMU: AMUX\_B4, 8ms




USB 5V OUT LEFT ISENSE


Gain: 200, EDP: 3.529 A  
Rsense: 0.002 Ohm  
Vsense: 7.058 mV, Range: 3.75A  
SPMU: AMUX\_B2, 8m





USB 5V OUT RIGHT ISENSE

Gain: 200, EDP: 1.765 A  
Rsense: 0.002 Ohm  
Vsense: 7.06 mV, Range: 1.88A  
MPMU: AMUX\_A4, 8ms




SYNC_MASTER=HKUKRATI		SYNC_DATE=03/02/2020	
PAGE TITLE			
SENSORS: HIGH-SIDE			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-05641	D
		REVISION	
		6.33.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		137 OF 999	
		SHEET	
		60 OF 155	



PAGE TITLE		
SENSORS: LOW-SIDE (1/3)		
 Apple Inc.	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	138 OF 999
	SHEET	61 OF 155


### HDMI 1V8 ISENSE

Gain: 200, EDP:0.376 A  
Rsense: 0.015 Ohm  
Vsense: 7.52 mV, Range: 0.38A  
SPMU: AMUX\_A7, 8ms




### WLAN BT 3V8 ISENSE

Gain: 200, EDP:1.499 A  
Rsense: 0.005 Ohm  
Vsense: 7.495 mV, Range: 1.5A  
MPMU: AMUX\_A6, 8ms




### DISPLAY BACKLIGHT 3V8 ISENSE

Gain: 200, EDP: 0.2 A  
Rsense: 0.035 Ohm  
Vsense: 10 mV, Range: 0.3 A  
SPMU: AMUX\_B7, 8ms




### CAMERA 5V ISENSE

Gain: 200, EDP: 0.166 A  
Rsense: 0.035 Ohm  
Vsense: 5.81 mV, Range: 0.21 A  
SPMU: AMUX\_B6, 8ms




### IPD 3V8 ISENSE

Gain: 200, EDP:0.524 A  
Rsense: 0.01 Ohm  
Vsense: 0.524 mV, Range: 0.75A  
MPMU: AMUX\_B0, 8ms



### KBD BACKLIGHT ISENSE

Gain: 200, EDP: 0.5 A  
Rsense: 0.015 Ohm  
Vsense: 7.5 mV, Range: 0.5A  
SPMU: AMUX\_A6, 8ms




PAGE TITLE		
SENSORS: LOW-SIDE (2/3)		
	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	139 OF 999
	SHEET	62 OF 155

BOM\_COST\_GROUP=SENSORS



P1V8VDDH LOW SIDE ISENSE (IMON)


MPMU AMUX\_B4, 8ms, VMAX AFTER DIVIDER = 1.51V




P1V8VDDH LOW SIDE ISENSE (SUMMING AMP FOR 3 PHASES)

EDP: 90A, 30A/PHASE, G=88.82, MAX CURRENT SENSE = 100A

SPMU AMUX\_A7, 8ms




RESISTOR STUFFING OPTION FOR IMON OR SUMMING AMP



P3V8 LOW SIDE ISENSE (SUMMING AMP FOR 3 PHASES)

Moved to CSA 60




PAGE TITLE		
SENSORS: LOW-SIDE (3/3)		
Apple Inc.	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	140 OF 999
	SHEET	63 OF 155

BOM\_COST\_GROUP=SENSORS






KOBOL: ACCEL & GYRO

FERRITE IS PLACEHOLDER ONLY  
J417 USES 1555S0686 (01005)  
MUST FIND PROPER PART, IF ONE IS NEEDED AT ALL




SPI LEVEL TRANSLATION



PAGE TITLE		
SENSORS: MOTION		
 Apple Inc.	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	144 OF 999
	SHEET	65 OF 155

BOM\_COST\_GROUP=SENSORS



FAN0 (LEFT) CONNECTOR


FAN1 (RIGHT) CONNECTOR

DUMMY COOLER CONNECTOR  
\*\*IN PROGRESS\*\*


PAGE TITLE			
FANS			
	DRAWING NUMBER	051-05641	SIZE
	REVISION	6.33.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE
			145 OF 999
		SHEET	66 OF 155








PAGE TITLE		
USB-C: High Speed ATC1		
	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	151 OF 999
	SHEET	68 OF 155















## D




BOM\_COST\_GROUP=USB-C





PAGE TITLE		
USB-C: HS Level Shifters		
 Apple Inc.	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	157 OF 999
	SHEET	74 OF 155


\*\*\* OK2INTEGRATE \*\*\*




BOM\_COST\_GROUP=USB-C


PAGE TITLE		
USB-C: 5V Regulator		
 Apple Inc.	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	158 OF 999
	SHEET	75 OF 155

















PAGE TITLE		DRAWING NUMBER		SIZE	
USB-C: Port Controller ATC2		051-05641		D	
Apple Inc.		REVISION		6.33.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		164 OF 999	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		80 OF 155	
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

Right Side Port







PAGE TITLE		
USB-C: HS Level Shifters		
 Apple Inc.	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	167 OF 999
	SHEET	82 OF 155



\*\*\* OK2INTEGRATE \*\*\*

Vout = 5.23V  
Freq = 1.9-2.0MHz  
OCP Max = 9A  
OCP Nom = 7A  
OCP Min = 4A  
Icc Max = 3.3A



PAGE TITLE		
USB-C: 5V Regulator		
 Apple Inc.	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	168 OF 999
	SHEET	83 OF 155

BOM\_COST\_GROUP=USB-C

D



D


C


B


A

A

BOM\_COST\_GROUP=USB-C

PAGE TITLE			
USB-C: CIO Redrivers 2/3			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-05641		D
	REVISION		
			6.33.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 169 OF 999	
		SHEET 84 OF 155	




PAGE: TITLE				
USB-C: SUPPORT				
	Apple Inc.		DRAWING NUMBER 051-05641	SIZE D
			REVISION 6.33.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 170 OF 999		
		SHEET 85 OF 155		

\*\*\* OK2INTEGRATE\*\*\*

(PER HDMI SPEC, SOURCE MUST SUPPLY MINIMUM 55 MA TO SINK)


(0.5A OVER-CURRENT LIMIT IMPLEMENTED)


## HDMI CONNECTOR THRU-HOLE




\* ALL PINS OF IC'S, COMPONENTS, AND CONNECTORS ASSOCIATED WITH ANY  
HIGH-SPEED NET HAS PROPERTY: GND\_VOID=TRUE TO VOID GND PLANE UNDERNEATH.

BOM\_COST\_GROUP=HDMI

PAGE TITLE		
HDMI : CONNECTOR		
 Apple Inc.	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	175 OF 999
	SHEET	86 OF 155









\*\*\* IN PROGRESS \*\*\*

From SOC

## LPDP AC Caps

To HDMI



## HDMI ROM BOM


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
335S00049	1	NAND FLASH, 1.8V, 8P, USOW	UH701	HDMI_ROM:BLANK
341S01592	1	FC, HDMI ROM, FW V1.130, X1814	UH701	HDMI_ROM:FW_V1P130
341S01701	1	ROM, HDMI (VXXX), PROTO-0.X2737	UH701	HDMI_ROM:PROTO0

## HDMI 1V2 VR


1V2 S2 @ 0.4A

VR:0.5A CONTINUOUS, 0.8A PEAK

## LEVEL SHIFTERS



## 1V2 S2 @ 350MA LOAD




LDO: 0.7A MAX

THE LDO IS A CHEAPER PART COMPARED TO TI PART

BOM\_COST\_GROUP=HDMI


PAGE TITLE		
HDMI: Project Support 1		
Apple Inc.	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		178 OF 999
II NOT TO REPRODUCE OR COPY IT		SHEET
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		89 OF 155
IV ALL RIGHTS RESERVED		

### 3.3V LDO




THIS IS USED FOR LONGER 5V POWER PATHS TO ENSURE GOOD 5V REGULATION

Enable BOMOPTION LDO\_HDMI:NONE to disable the LDO use




Enable BOMOPTION LDO\_HDMI:5V to test HDMI 5V limit to 5.3V




```
THIS IS USED FOR CONTROLLING HDMI PORT POWER VIA THE PMU SYS ALIVE NET
```

```
USE THE BYPASS BOMPTION TO NOT STUFF THESE
OR NO STUFF ALL OF THESE FOR DESKTOPS
```


```
CONNECT PP1V8_S2_HDMI NET
TO SYSTEM HDMI 1V8 (FROM ISNS)
HDMI_SPF_AND:STUFF
```




RH908/RH909 intended for potential resistor divider need after AND gate




PLACE\_NEAR=UH903:10mm



CONNECT THIS NET TO 5V\_S2\_MAIN

PAGE TITLE			
HDMI: Project Support 2			
	DRAWING NUMBER		SIZE
	051-05641		D
Apple Inc.	REVISION		
	6.33.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		179 OF 999	
		SHEET	
		90 OF 155	



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S00729	1	IC, GL9755A, REV5A, SCREENED	UK500	CRITICAL	SD:REV5
338S00755	1	IC, GL9755A, REV6	UK500	CRITICAL	SD:REV6

REV6 TO BE USED WHEN AVAILABLE, FIXES PCIE INSTABILITY

PAGE TITLE		
SDCARD CONTROLLER		
	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	195 OF 999
	SHEET	91 OF 155

BOM\_COST\_GROUP=SDCARD

D

C

B

A


D

C

B

A

SD CARD CONNECTOR  
514-00175  
CONN. FOR J314 USED AS REF. ONLY




PAGE TITLE		
SDCARD CONNECTOR		
	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	196 OF 999
	SHEET	92 OF 155


BOM\_COST\_GROUP=SDCARD





## CARD DETECT




CONTROLLER IO



PAGE TITLE			
SDCARD IO LS/BUF SUPPORT			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-05641		D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	6.33.0		
	BRANCH		
	PAGE		
	197 OF 999		
	SHEET		
	93 OF 155		















PAGE TITLE		
SDCARD POWER SUPPORT		
 Apple Inc.	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	198 OF 999
	SHEET	94 OF 155

BOM\_COST\_GROUP=SDCARD

\*\*\* IN PROGRESS \*\*\*

FOR SYSTEM INTEGRATION INFORMATION REFER TO  
RDAR://PROBLEM/59047597

# TYPHOON WIFI/BT MODULE



TPLO01	PMU_CLK32K_WLBT	44 95 96 130
TPLO02	WLBT_PWR_EN	43 44 95 96 130
TPLO03	WLBT_WAKE	43 95 96
TPLO04	TPT_WLAN_JTAG_TCK	95 96 130
TPLO05	TPT_WLAN_JTAG_TMS	95 96 130
TPLO06	TPT_WLAN_JTAG_TDI	95 130
TPLO07	WLAN_TIME_SYNC	6 95 96
TPLO08	TPT_WLAN_JTAG_TRSTN	95 130
TPLO09	WLAN_JTAG_SEL	95
TPLO10	BT_TIME_SYNC	6 95 96 130
TPLO11	UART_WLAN_R2D_R	95
TPLO12	UART_WLAN_D2R_R	95
TPLO13	UART_WLAN_R2D_RTS_L_R	95
TPLO14	UART_WLAN_D2R_CTS_L_R	95

TPLO18	SPMI_WLBT_CLK	13 95
TPLO19	SPMI_WLBT_DATA	13 95
TPLO20	BT_LHL_GPIO2	95

PPL021	PCIE_CLK100M_WLBT_P	8 95
PPL022	PCIE_CLK100M_WLBT_N	8 95

TPLO23	WLBT_RESET_L	8 95 96 130
TPLO24	WLBT_CLKREQ_L	8 95 96
TPLO25	WL_GPIO_7	95

PPL026	PCIE_WLBT_D2R_P	8 95
PPL027	PCIE_WLBT_D2R_N	8 95

TYPHOON BOM TABLE:

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
339S00813	1	MODULE,WLAN/BT,TYPHOON, ES2.5	UL000	CRITICAL	

TYPHOON ALTERNATE BOM:

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
339S00858	339S00813	ANY	UL000	TYPHOON ES2.7
339S00859	339S00813	ANY	UL000	TYPHOON ES2.9
339S00863	339S00813	ANY	UL000	TYPHOON ES4.1

## WIFI/BT: MODULE

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
051-05641	D
REVISION	6.33.0
BRANCH	
PAGE	200 OF 999
SHEET	95 OF 155

BOM\_COST\_GROUP=WIRELESS


8 7 6 5 4 3 2 1

\*\*\* IN PROGRESS \*\*\*


# TYPHOON WIFI/BT MODULE GND

# ANTENNA CONNECTORS


2G\_C0  
5G\_C0  
BT\_C0




2G\_C1  
5G\_C1  
BT\_C1






BT\_C1\_DED



# WLBT DEBUG CONNECTOR





PAGE TITLE		
WIFI/BT: ANTENNA and GND		
	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		



\*\*\* OK2INTEGRATE \*\*\*


NAND0	S5E0
-------	------




PAGE TITLE			
STORAGE: SSD0 S5E <0>			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-05641		D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	6.33.0		
	BRANCH		
PAGE		220 OF 999	
SHEET		97 OF 155	





NAND0 S5E1




PAGE TITLE		
STORAGE: SSD0 S5E <1>		
 Apple Inc.	DRAWING NUMBER	SIZE
	051-05641	D
	REVISION	
	6.33.0	
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I II NOT TO REPRODUCE OR COPY IT I II NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I IV ALL RIGHTS RESERVED		
BRANCH		
PAGE		
221 OF 999		
SHEET		
98 OF 155		


NAND0	S5E2
-------	------



PAGE TITLE		STORAGE: SSD0 S5E <2>	
 Apple Inc.	DRAWING NUMBER	051-05641	SIZE D
	REVISION	6.33.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		PAGE 222 OF 999	
		SHEET 99 OF 155	

NAND0 S5E3



PAGE TITLE		STORAGE: SSD0 S5E <3>	
 Apple Inc.	DRAWING NUMBER	051-05641	SIZE D
	REVISION	6.33.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 223 OF 999  SHEET 100 OF 155	

\*\*\* OK2INTEGRATE \*\*\*

D

C

B


A

D

C

B


A




PAGE TITLE		
STORAGE: SSD0 OCARINA & NAND VCC		
	DRAWING NUMBER	S128
	051-05641	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	6.33.0
	BRANCH	
	PAGE	224 OF 999
	SHEET	101 OF 155

\*\*\* OK2INTEGRATE \*\*\*

# NAND1 S5E0




PAGE TITLE		
STORAGE: SSD1 S5E <0>		
 Apple Inc.	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	225 OF 999
	SHEET	102 OF 155



\*\*\* OK2INTEGRATE \*\*\*

# NAND1 S5E1




PAGE TITLE		
STORAGE: SSD1 S5E <1>		
	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	226 OF 999
	SHEET	103 OF 155


BOM\_COST\_GROUP=SSD

\*\*\* OK2INTEGRTE \*\*\*


# NAND1 S5E2




BOM\_COST\_GROUP=SSD


PAGE TITLE		
STORAGE: SSD1 S5E <2>		
 Apple Inc.	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	227 OF 999
	SHEET	104 OF 155






NAND1 S5E3



PAGE TITLE			
STORAGE: SSD1 S5E <3>			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-05641		D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE IF NOT TO REPRODUCE OR COPY IT I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	REVISION		
	6.33.0		
BRANCH			
PAGE		228 OF 999	
SHEET		105 OF 155	

\*\*\* OK2INTEGRATE \*\*\*







## SSD 24M CLOCK TERMINATIONS

# NAND CLKREQ SERIES RESISTORS

TODO: RES VALUES NOT FINAL



PAGE TITLE			
STORAGE: SSD SUPPORT			
 Apple Inc.	DRAWING NUMBER	SIZE	
	051-05641	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	6.33.0	
	BRANCH		
	PAGE	230 OF 999	
	SHEET	107 OF 155	

BOM\_COST\_GROUP=SSD





D

C

B

A



D

C


B

A

APN: 516S00682



RC FILTER



CMC

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
155S0943	5	FLTR,NOISE,8 OHMZ,2.6 OHM,100MA,0605	LP600-LP604	CRITICAL	

PAGE TITLE			
DISPLAY CONNECTOR			
Apple Inc.		DRAWING NUMBER	051-05641
		REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	236 OF 999
		SHEET	109 OF 155

BOM\_COST\_GROUP=DISPLAY

\*\*\* OK2INTEGRATE \*\*\*


135 =PP3V8 AON LCD SW VIN

135 =PP1V8 AON LCD SW VIN

128 106 101 90 83 75 43

LCD\_PWR\_EN  
PMU\_SYS\_ALIVE

NC  
NC  
NC  
NC  
NC  
NC




BYPASS=UP710::4MM  
CP770  
1.0UF  
20%  
10V  
X5R-CERM  
0201

LCD\_EN\_OUT  
PANEL\_3V8\_EN  
BLC\_1V29\_EN  
PANEL\_DISCHARGE

EDP\_PANEL\_1V8\_EN  
EDP\_PANEL\_PWR\_EN  
EDP\_BKLT\_1V29\_EN  
CONTROLS 1.29V LDO IN PMIC  
EDP\_PANEL\_DISCHARGE

CP730  
1.0UF  
20%  
6.3V  
X5R  
0201-1

CRITICAL



FB BLKT 2D

RP732  
49.9K  
1%  
1/20W  
MF  
201

RP731  
10K  
1%  
1/20W  
MF  
201

VOUT = VFB \* ( 1 + R1/R2 )  
VOUT = 0.55 \* ( 1 + 49.9/10 )  
VOUT = 3.2945

NOSTUFF  
RP730  
0  
5%  
1/16W  
MF-LP  
402


3V29 FEED TO BACKLIGHT

=PPBCON\_SW\_REG

CP731  
0.1UF  
10%  
10V  
X5R-CERM  
0201


CP732  
10UF  
20%  
10V  
X5R-CERM  
0402-7

CRITICAL



RP700  
300  
1%  
1/16W  
MF-LP  
402

PPPANEL\_PANEL\_DISCHARGE  
MIN\_NECK\_WIDTH=0.1000  
MIN\_LINE\_WIDTH=0.2000  
VOLTAGE=4V



RP701  
100K  
5%  
1/20W  
MF  
201

3V8 FEED TO MDB


=PPMDB\_SW\_FET


CP718  
0.1UF  
10%  
10V  
X5R-CERM  
0201


CP719  
10UF  
20%  
10V  
X5R-CERM  
0402-7

PAGE TITLE		
DISPLAY POWER SEQUENCER		
	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	237 OF 999
	SHEET	110 OF 155

BOM\_COST\_GROUP=DISPLAY



PAGE TITLE		LUXE LCD Backlight Driver	
 Apple Inc.	DRAWING NUMBER	051-05641	SIZE D
	REVISION	6.33.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN IN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		238 OF 999	
		SHEET	
		111 OF 155	




PAGE TITLE		
BCON CONNECTOR		
	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	239 OF 999
	SHEET	112 OF 155

BOM\_COST\_GROUP=DISPLAY




\*\*\* OK2INTEGRATE \*\*\*

LEVEL TRANSLATION



APN: 516S0873



CURRENT PER RAIL


RAIL	TYPICAL	PEAK
1.2 S2	22UA	1.2MA
1.8 AON	30UA	8 MA
3.3 AON	1UA	10 MA

SYNC\_MASTER=T585\_REF\_LAS\_L1D\_0.6.0

SYNC\_DATE=09/18/2020

PAGE TITLE

SECDIS: LID ANGLE SENSOR

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-05641

REVISION

6.33.0

BRANCH

PAGE

242 OF 999


SHEET

113 OF 155


BOM\_COST\_GROUP=SOC

\*\*\* OK2INTEGRATE \*\*\*

Level Shifter - DMIC & FTCAM




BOM\_COST\_GROUP=SOC

PAGE TITLE		
SECDIS: DMIC_LID_CONTROL		
 Apple Inc.	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	243 OF 999
	SHEET	114 OF 155

\*\*\* OK2INTEGRATE \*\*\*

CARLOW CODEC I2C ADDRESS	
ADDR PIN	ADDRESS
0R TO GND	0X48
100K TO GND	0X49
100K TO VDDIO	0X4A
0R TO VDDIO	0X4B <--

#### AUDIO JACK PINOUT



119 AUDIO JACK LEFT OUT  
119 AUDIO JACK RIGHT OUT  
\* SEE NOTE

119 AUDIO JACK LEFT SNS  
119 AUDIO JACK RIGHT SNS

119 AUDIO JACK CH GND  
119 AUDIO JACK GB GND  
\* SEE NOTE

119 AUDIO JACK GB MIC  
119 AUDIO JACK CH MIC  
\* SEE NOTE

119 AUDIO JACK RING SNS  
119 AUDIO JACK TIP SNS

TO / FROM  
AUDIO JACK  
CONNECTOR


#### NOTES:

- SEE TEST POINT SIGNALS & LOCATIONS ON REF DESIGN PAGE 1

- THE FOLLOWING SIGNALS SHOULD HAVE A LOW DCR PATH:  
- VP SUPPLY  
- VCP SUPPLY  
- AUDIO\_JACK\_LEFT/RIGHT\_OUT  
- AUDIO\_JACK\_GB/CH\_GND

- GB\_MIC SIGNAL CONNECTS TO CH\_GND AT A/J CONNECTOR.  
CH\_MIC SIGNAL CONNECTS TO GB\_GND AT A/J CONNECTOR.


- VP SUPPLY RAIL ACCEPTS 3.0V TO 5.25V AND NEEDS TO COME UP FIRST AND TURN OFF LAST (NEED TO STAY UP WHEN THE OTHER RAILS GO DOWN)  
VP CURRENT CONSUMPTION WITH PART IN LOWEST POWER STATE:  
3.1UA (1V8 OFF, RST# LOW)  
TBD (1V8 ON, RST# LOW)  
37UA (1V8 OFF, RST# HIGH)




PAGE TITLE		
AUDIO JACK CODEC		
	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	245 OF 999
	SHEET	115 OF 155

CARLOW B0 SILICON


BOM\_COST\_GROUP=AUDIO





PAGE TITLE		
AUDIO AMPLIFIERS (2/2)		
	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		247 OF 999
II NOT TO REPRODUCE OR COPY IT		SHEET
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		117 OF 155
IV ALL RIGHTS RESERVED		





D

C

B

A


D

C

B

A


Digital Mic Flex Connector




TODO: Check if zero ohms between connector an SECDIS are required

129	119	AUD_DMIC0_CLK_CONN	MAKP_BASE=TRUP	==	DMIC_CLK0_1V8_OUT	114
129	119	AUD_DMIC0_DATA_CONN	MAKP_BASE=TRUP	==	DMIC_DATA0_1V8_IN	114 128
129	119	AUD_DMIC1_CLK_CONN	MAKP_BASE=TRUP	==	DMIC_CLK1_1V8_OUT	114
129	119	AUD_DMIC1_DATA_CONN	MAKP_BASE=TRUP	==	DMIC_DATA1_1V8_IN	114 128

Audio Jack Flex Connector




BOM\_COST\_GROUP=AUDIO

LAST CHANGE: Wed Feb 18 17:12:24 2015		
PAGE TITLE		
Audio Flex Connectors		
 Apple Inc.	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	249 OF 999
	SHEET	119 OF 155

\*\*\* OK2INTEGRATE \*\*\*

# BEN IC: KEYBOARD LED DRIVER




BOM OPTION FOR BLC 5V RC FILTER, BASED ON PER PROJECT 5V RIPPLE CHARACTERIZATION, AS COMPARED TO BLC TEAM'S 50 MV RIPPLE SPEC FOR VDD5 & VDDA, SEE <RDAR://50682542>

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,0 OHM,1A MAX,0402,SMD	RT044,RT045		BLC_5V_SERIES:0_OHM
114S0023	2	RES,MTL FILM,1/16W,10 OHM,1,0402,SMD,LF	RT044,RT045		BLC_5V_SERIES:10_OHM
138S0614	2	CAP,CER,XSR,1UF,10%,10V,0402	CT040,CT041		BLC_5V_CAP:1_UF
138S00070	2	CAP,CER,XSR,4.7UF,20%,25V,0402	CT040,CT041		BLC_5V_CAP:4P7_UF

## KEYBOARD BKLT PWM LEVEL-SHIFTER

UT001.4: V<sub>OH\_MIN</sub> = 2.3V  
V<sub>OL\_MAX</sub> = 0.1V @ PWM\_KEYB I<sub>MAX</sub> OF 1UA



BEN IC VERSION 4 VS 6 DEPENDS ON WHICH VERSION OF JERRY IC IS ON THE PANEL

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S01615	1	IC,LP8548B1-04,DC/DC CVTR,BST,AJ20,QFN-24	UT000		BLC_BEN_IC:V4
353S01685	1	IC,LP8548B1-06,DC/DC CVTR,BST,QFN24	UT000		BLC_BEN_IC:V6

ALTERNATE PART FOR BEN IC VERSION 4


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S4160	353S01615	BLC_BEN_IC:V4	ANY	RECOMMENDED BY LOUISA


KEYBOARD SWITCH NODE DESENSE OPTION

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
131S00141	1	CAP,COG,12PF,5%,100V,0201	CT013		BLC_KBD_SW_NODE_DESENSE

BOM\_COST\_GROUP=DISPLAY


PAGE TITLE			
BEN: KEYBD BKLT			
	DRAWING NUMBER	051-05641	SIZE D
	REVISION	6.33.0	
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY:			PAGE 250 OF 999
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			SHEET 120 OF 155
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I V ALL RIGHTS RESERVED			








TRACKPAD SPI BUS LEVEL SHIFTER (+1.2V TO +1.8V)




SN74AVC4T774 Truth Table

CTRL INPUTS		OUTPUT CIRCUITS		OPERATION
/OE	DIR	A PORT	B PORT	
L	L	Enabled	Hi-Z	B data to A data
L	H	Hi-Z	Enabled	A data to B data
H	X	Hi-Z	Hi-Z	Isolation


IPD LDO  
1.85 V FOR TRACKPAD AND KEYBOARD IOX




TRACKPAD SPI ENABLE LEVEL SHIFTER



3.3V S2 LDO FOR TPAD




IPD SPI INTERRUPT LEVEL SHIFTER



TRACKPAD SUPPORT		
	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		253 OF 999
I NOT TO REPRODUCE OR COPY IT		SHEET
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		123 OF 155

BOM\_COST\_GROUP=TRACKPAD



050C\_DRAWING-REVISION

PAGE TITLE

050C\_DRAWING-1/16/2000

TRACKPAD CONNECTOR

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-05641

SIZE

D

REVISION

6.33.0

BRANCH

PAGE

254 OF 999




SHEET


124 OF 155

\*\*\* OK2INTEGRATE \*\*\*




THIS PAGE FOR REFERENCE ONLY - COPY ONCE, SYNC ONLY AS NEEDED


ISOLATE FROM OTHER COMPONENTS / NETS AS MUCH AS POSSIBLE



SYNC_MASTER=JSHAO		
PAGE TITLE		
TOUCHID CONN		
 Apple Inc.	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	255 OF 999
	SHEET	125 OF 155


BOM\_COST\_GROUP=TOUCHID




PAGE TITLE			
TOUCHID SUPPORT			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-05641		D
	REVISION		
NOTICE OF PROPRIETARY PROPERTY:		6.33.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH	
		PAGE	
		256 OF 999	
		SHEET	
		126 OF 155	

\*\*\* OK2INTEGRATE \*\*\*

TOUCHID BKLT PWM LEVEL SHIFTER



TOUCHID BKLT LED DRIVER



CURRENT PER RAIL

RAIL	TYPICAL	PEAK
1.2 S2	10UA	1.2MA
3 AON	10UA	8 MA
5V S2	80MA	80 MA

4X LEDS, 20MA EACH LED

PAGE TITLE		
TOUCHID_BACKLIGHT		
	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	257 OF 999
	SHEET	127 OF 155

BOM\_COST\_GROUP=TOUCHID





D

C

B

A

DFU, Debug		FUNC_TEST	
115	USBC0_USB_TOP_P	TRUE	71 73
116	USBC0_USB_TOP_N	TRUE	71 73
117	USB2_ATC0_LS_P	TRUE	144
118	USB2_ATC0_LS_N	TRUE	144
119	USB_DBG_LS_N	TRUE	70 144
120	USB_DBG_LS_P	TRUE	70 144
121	SOC_FORCE_DFU	TRUE	5 43 70 128 132
122	SOC_DFU_STATUS	TRUE	5 70 128 131
123	SOC_FORCE_DFU_DBG	TRUE	132
124	UART_DEBUGPRT_R2D	TRUE	6 70 128
125	UART_DEBUGPRT_D2R	TRUE	6 70 128
126	SWD_SOC_SWCLK	TRUE	11 70 128
127	SWD_SOC_SWDIO	TRUE	10 70
128	UART_SMC_DEBUGPRT_R2D	TRUE	10 70
129	UART_SMC_DEBUGPRT_D2R	TRUE	10 70
130	SMC_FIXTURE_MODE_L	TRUE	10 128
131	I2C_SMC_UPC_SDA	TRUE	10 32 56 130
132	I2C_SMC_UPC_SCL	TRUE	10 32 56 130
133	PMU_SYS_ALIVE	TRUE	43 75 81 90 101
134	PMU_ACTIVE_READY	TRUE	43 69 78 128
135	PMU_ONOFF_L	TRUE	131
136	PMU_RSLOC_RST_L	TRUE	43 44 125 132
137	SOC_SOCHOT_L	TRUE	43 44 121 132
138	PMU_RESET_L	TRUE	5 43
139	PMU_SHDN	TRUE	5 10 43 128
140	SOC_TESTMODE	TRUE	5
141	SOC_HOLD_RESET	TPU7A1	TP-P4

Battery		FUNC_TEST	
135	PPVBAT_AON	TPU700	TP-P4
136	PPVBAT_AON	TPU701	TP-P4
137	PPVBAT_AON	TPU702	TP-P4
138	PPVBAT_AON	TPU703	TP-P4
139	PPVBAT_AON	TPU704	TP-P4
140	PPVBAT_AON	TPU705	TP-P4
141	PPVBAT_AON	TPU706	TP-P4
142	PPVBAT_AON	TPU707	TP-P4
143	PPVBAT_AON	TPU708	TP-P4
144	PPVBAT_AON	TPU709	TP-P4
145	PPVBAT_AON	TPU710	TP-P4
146	PPVBAT_AON	TPU711	TP-P4
147	PPVBAT_AON	TPU712	TP-P4
148	PPVBAT_AON	TPU713	TP-P4
149	PPVBAT_AON	TPU714	TP-P4
150	PPVBAT_AON	TPU715	TP-P4
151	PPVBAT_AON	TPU716	TP-P4

152	SMBUS_BATT_SDA	TRUE	27 56 130
153	SMBUS_BATT_SCL	TRUE	27 56 130
154	SYS_DETECT_L	TRUE	27
155	SYS_DETECT	TRUE	27 132
156	I2C_SMC_PWR_SCL	TRUE	10 56
157	I2C_SMC_PWR_SDA	TRUE	10 56 135 130
158	GND\G	TPU717	TP-P4

Charger		FUNC_TEST	
135	PPDCIN_AON	TPU718	TP-P4
136	PPDCIN_AON	TPU719	TP-P4
137	PPDCIN_AON	TPU720	TP-P4
138	PPDCIN_AON	TPU721	TP-P4
139	PPDCIN_AON	TPU722	TP-P4
140	PPDCIN_AON	TPU723	TP-P4
141	PPDCIN_AON	TPU724	TP-P4
142	PPDCIN_AON	TPU725	TP-P4
143	PPDCIN_AON	TPU726	TP-P4
144	PPDCIN_AON	TPU727	TP-P4
145	PPDCIN_AON	TPU728	TP-P4
146	PPDCIN_AON_CHGR	TRUE	32 59
147	PPHV_INT5_AONSW	TRUE	32 130
148	PPVBUS_USBC5	TPU729	TP-P4
149	PPVBUS_USBC5	TPU730	TP-P4
150	PPVBUS_USBC5	TPU731	TP-P4
151	PPVBUS_USBC5	TPU732	TP-P4
152	PPVBUS_USBC5	TPU733	TP-P4
153	PPVBUS_USBC5	TPU734	TP-P4
154	PPVBUS_USBC5	TPU735	TP-P4
155	PPVBUS_USBC5	TPU736	TP-P4
156	PPVBUS_USBC5	TPU737	TP-P4
157	PPVBUS_USBC5	TPU738	TP-P4
158	PPVBUS_USBC5	TPU739	TP-P4

159	PP5V_CHGR	TRUE	29
160	CHGR_INT_L	TRUE	29 142
161	CHGR_RST_IN	TRUE	27 28 44
162	CHGR_THMSNS	TRUE	44 64

29	PP5V_CHGR_SW	TPU7A0	TP-P4
30	GND\G	TPU740	TP-P4
31	GND\G	TPU741	TP-P4
32	GND\G	TPU742	TP-P4
33	GND\G	TPU743	TP-P4
34	GND\G	TPU744	TP-P4
35	GND\G	TPU745	TP-P4
36	GND\G	TPU746	TP-P4
37	GND\G	TPU747	TP-P4
38	GND\G	TPU748	TP-P4
39	GND\G	TPU749	TP-P4
40	GND\G	TPU750	TP-P4

Power rails		FUNC_TEST	
135	PPBUS_AON	TPU751	TP-P4
136	PPBUS_AON	TPU752	TP-P4
137	PPBUS_AON	TPU753	TP-P4
138	PPBUS_AON	TPU754	TP-P4
139	PPBUS_AON	TPU755	TP-P4
140	PPBUS_AON	TPU756	TP-P4
141	PPBUS_AON	TPU757	TP-P4
142	PPBUS_AON	TPU758	TP-P4
143	PPBUS_AON	TPU759	TP-P4
144	PPBUS_AON	TPU760	TP-P4
145	PPBUS_AON	TPU761	TP-P4

151	PP3V8_AON	TRUE	135
152	PPVDD_DISP_AWAKESW	TRUE	139
153	PP0V81_S1_SRAM	TRUE	138
154	PP0V95_S2SW_VDD2L	TRUE	138
155	PP1V8_S2SW	TRUE	131 138
156	PP0V575_S1_VDDQ0	TRUE	139
157	PP0V575_S1_VDDQ1	TRUE	138
158	PP0V855_S2SW_VDDCIO	TRUE	139
159	PPVDD_GPU_BMER_S1	TRUE	138
160	PPVDD_AMPH1_S2SW	TRUE	138
161	PPVDD_AMPH0_S2SW	TRUE	139
162	PPVDD_ECPIU_AWAKE	TRUE	14 138
163	PP1V8_AWAKE	TRUE	139
164	PPVDD_AVEMSR_AWAKESW	TRUE	138
165	PPVDD_FIXED_S1	TRUE	138
166	PPVDD_SOC_S1	TRUE	139
167	PPVDD_DCS_S1	TRUE	139
168	PP1V8_S2	TRUE	129 139
169	PP1V8_S2	TRUE	129 139
170	PP1V2_S2	TRUE	138

174	PP1V8_AON	TRUE	138
175	PP1V2_AWAKE	TRUE	139
176	PPVDD2H0_S2SW	TRUE	138
177	PPVDD2H1_S2SW	TRUE	138
178	PP1V2_S2_CLVR_VDDIO	TRUE	138
179	PP1V8_S2SW_CLVR_VDDC1_LDO	TRUE	129 138
180	PP0V8_S2_CLVR_VDDDIG	TRUE	129 138
181	PP1V2_AON	TRUE	138
182	PP1V5_AON_VCORE_MPMU	TRUE	41
183	PP0V9_NAND0	TRUE	101
184	PP1V2_NAND0	TRUE	101
185	PP2V5_NAND0	TRUE	101
186	PP0V9_NAND1	TRUE	106
187	PP1V2_NAND1	TRUE	106
188	PP2V5_NAND1	TRUE	106
189	PP3V3_S2SW_USBC0	TRUE	136
190	PP3V3_S2SW_USBC1	TRUE	136
191	PP3V3_S2SW_USBC2	TRUE	136
192	PP5V_S2SW_USBC01	TRUE	130 136
193	PP5V_S2SW_USBC23	TRUE	130 136
194	PPANEL_SW_LCD_REG	TRUE	135
195	PP3V3_AON	TRUE	131 135
196	PP3V3_S2	TRUE	131 138
197	PP5V_S2_MAIN	TPU762	TP-P4
198	GND\G	TPU763	TP-P4

199	PP3V3_UPC0_LDO	TRUE	69 70 71 76
200	PP5V0_HDMI_DDC_CONN	TRUE	86
201	PPVBAT_AON_CHGR_R	TRUE	28
202	PPVBAT_AON_CHGR_REG	TRUE	28

203	PP0V72_S2_VDDL0W	TRUE	139
204	PP0V8_S2_CLVR_VDDDIG	TRUE	129 138
205	PP1V8_S2SW_CLVR_VDDC1_LDO	TRUE	129 138
206	PP1V8_S2SW_SNS	TRUE	135
207	PP1V85_S2_IPD	TRUE	129 136
208	PPVDD_DISP2_AWAKESW	TRUE	139
209	PPVBUS_USBC0	TRUE	69 71 73 129 130
210	PPVBUS_USBC1	TRUE	73 75 76 129
211	PP5V_S2_HDMI	TRUE	90
212	PP1V2_AON_SPMU	TRUE	37
213	PP1V8_AON_SPMU	TRUE	37
214	PP1V8_S2SW_DP2HDMI	TRUE	90
215	PP3V3_AWAKE_SW_SD	TRUE	91 93 94
216	PP3V3_SW_ACR5	TRUE	29 31 130
217	PP3V3_S2SW_DP2HDMI	TRUE	90

Fan		FUNC_TEST	
159	PPBUS_AONSW_FAN_LEFT	TPU767	TP-P4
160	PPBUS_AONSW_FAN_LEFT	TPU768	TP-P4
161	PPBUS_AONSW_FAN_LEFT	TPU769	TP-P4
162	FAN_0_TACH	TRUE	46
163	PPBUS_AON_FAN1_FILT	TRUE	66

164	SMC_FAN_0_PWM_3V3	TRUE	46
165	FAN_0_TACH	TRUE	46
166	PPBUS_AON_FAN1_FILT	TRUE	66

167	SMC_FAN_1_PWM_3V3	TRUE	46
168	FAN_1_TACH	TRUE	46
169	FAN_PWR_EN	TRUE	39 46

170	GND\G	TPU773	TP-P4
171	GND\G	TPU774	TP-P4
172	GND\G	TPU775	TP-P4
173	GND\G	TPU776	TP-P4

USB-C		FUNC_TEST	
115	PPVBUS_USBC0	TPU778	TP-P4
116	PPVBUS_USBC0	TPU779	TP-P4
117	PPVBUS_USBC0	TPU780	TP-P4
118	PPVBUS_USBC0	TPU781	TP-P4
119	PPVBUS_USBC0	TPU782	TP-P4
120	PPVBUS_USBC0	TPU783	TP-P4

115	USBC0_SBU1	TRUE	71 73
116	USBC0_SBU2	TRUE	71 73
117	USBC0_CC1	TRUE	70 71 76
118	USBC0_CC2	TRUE	70 71 76
119	TP_USBC0_PP20V	TRUE	73
120	I2C_UPC0_ATCRTMR0_SCL	TRUE	67 69 71 74
121	I2C_UPC0_ATCRTMR0_SDA	TRUE	67 69 71 74
122	ATCRTMR0_RESET_L	TRUE	67 69 71 74
123	GND\G	TPU784	TP-P4

124	PPVBUS_USBC1	TPU785	TP-P4
125	PPVBUS_USBC1	TPU786	TP-P4
126	PPVBUS_USBC1	TPU787	TP-P4
127	PPVBUS_USBC1	TPU788	TP-P4
128	PPVBUS_USBC1	TPU789	TP-P4
129	PPVBUS_USBC1	TPU790	TP-P4

129	USBC1_CC1	TRUE	70 72 76
130	USBC1_CC2	TRUE	70 72 76
131	USBC1_SBU1	TRUE	72 73
132	USBC1_SBU2	TRUE	72 73
133	TP_USBC1_PP20V	TRUE	73
134	I2C_UPC1_ATCRTMR1_SCL	TRUE	68 69 72 74
135	I2C_UPC1_ATCRTMR1_SDA	TRUE	68 69 72 74
136	ATCRTMR1_RESET_L	TRUE	68 72 74
137	UPC01_5V_EN	TRUE	75
138	GND\G	TPU791	TP-P4

139	PPVBUS_USBC2	TPU792	TP-P4
140	PPVBUS_USBC2	TPU793	TP-P4
141	PPVBUS_USBC2	TPU794	TP-P4
142	PPVBUS_USBC2	TPU795	TP-P4
143	PPVBUS_USBC2	TPU796	TP-P4
144	PPVBUS_USBC2	TPU797	TP-P4

145	USBC2_CC1	TRUE	76 79 80
146	USBC2_CC2	TRUE	76 79 80
147	USBC2_SBU1	TRUE	80 81
148	USBC2_SBU2	TRUE	80 81
149	TP_USBC2_PP20V	TRUE	81
150	I2C_UPC2_ATCRTMR2_SCL	TRUE	77 78 80 82
151	I2C_UPC2_ATCRTMR2_SDA	TRUE	77 78 80 82
152	ATCRTMR2_RESET_L	TRUE	77 80 82
153	UPC23_5V_EN	TRUE	83
154	GND\G	TPU798	TP-P4

SSD		FUNC_TEST	
133	TP_NAND0_S5E0_ANIO_VREF	TRUE	97 128
134	TP_NAND0_S5E0_ANI1_VREF	TRUE	97 128
135	TP_NAND0_S5E1_ANIO_VREF	TRUE	98 128
136	TP_NAND0_S5E1_ANI1_VREF	TRUE	98 128
137	TP_NAND1_S5E0_ANIO_VREF	TRUE	102 128
138	TP_NAND1_S5E0_ANI1_VREF	TRUE	102 128
139	TP_NAND1_S5E1_ANIO_VREF	TRUE	103 128
140	TP_NAND1_S5E1_ANI1_VREF	TRUE	103 128

Camera		FUNC_TEST	
141	PP5V_S2_CAMERA	TRUE	136
142	I2C_CAM_1V8_SDA	TRUE	57 108
143	I2C_ALS_1V8_SDA	TRUE	57 108
144	I2C_CAM_1V8_SCL	TRUE	57 108
145	I2C_ALS_1V8_SCL	TRUE	57 108
146	ALS_INT_L	TRUE	10 108
147	FTCAM_ENABLE_1V8_OUT	TRUE	114 142
148	LEDP_FTCAM_AUX	TRUE	108 129
149	FTCAM_RESET_L	TRUE	7 114
150	GND\G	TPU799	TP-P4

Display		FUNC_TEST	
149	PP3V8_AWAKE_TCON	TRUE	136
150	I2C_SMC_SNS0_SCL_1V8	TRUE	57
151	I2C_SMC_SNS0_SDA_1V8	TRUE	57
152	UART_TCON_D2R_1V8	TRUE	109
153	EDP_PANEL_1V8_EN	TRUE	109 110
154	LEDP_INT_HPD	TRUE	109 140 142
155	SPT_TCON_CS_L	TRUE	6 109
156	SPT_TCON_MISO	TRUE	6 109
157	SPT_TCON_MOST	TRUE	13 109
158	SPT_TCON_CLK	TRUE	13 109
159	GND\G	TPU800	TP-P4

BCON		FUNC_TEST	
149	I2C_TCON_BKLT_SCL_1V8	TRUE	55
150	I2C_TCON_BKLT_SDA_1V8	TRUE	55
151	BL_PMIC_PWR_EN	TRUE	43 112
152	PPVOIT_LUXE	TRUE	111 112 129

153	TPU801	TP-P4	
154	TPU802	TP-P4	
155	TPU803	TP-P4	
156	TPU804	TP-P4	
157	TPU805	TP-P4	
158	TPU806	TP-P4	

159	PP1V2_AWAKESW_BLC	TRUE	135
160	PP3V8_AWAKE_BKLTCONN	TRUE	136
161	DISP_BKLT_LSYNC	TRUE	7 112
162	BKLT_BOOST_THROTTLE_CONN_L	TRUE	112
163	DISP_2DBL_FSYNC	TRUE	7 112

SPT_DISP_BKLT_CS_L		TRUE	7 112
SPT_DISP_BKLT_MISO		TRUE	7 112 130
SPT_DISP_BKLT_MOST_R		TRUE	7 13
SPT_DISP_BKLT_CLK		TRUE	13 112
GND\G		TP807	TP-P4

MGL_1V8		TRUE	113 114
ND_1V8		TRUE	113 114
SPT_LAS_CS_1V8_L		TRUE	113
SPT_AOP_LAS_SCLK_1V8		TRUE	14 113
SPT_AOP_LAS_MISO_1V8_R		TRUE	113
SPT_AOP_LAS_MOST_1V8		TRUE	14 113
SPT_GYRO_CS_1V8_L		TRUE	65

GND\G		TP808	TP-P4
-------	--	-------	-------

Audio Jack		FUNC_TEST	
AUD_CONN_HP_LEFT		TRUE	119
AUD_CONN_SLEEVE		TRUE	119
AUD_CONN_HP_RIGHT		TRUE	119
AUD_CONN_RING2		TRUE	119
AUD_CONN_TTP_SENSE		TRUE	119
AUD_CONN_HP_SENSE_L		TRUE	119
AUD_CONN_RING2_XW		TRUE	119
AUD_CONN_RING_SENSE		TRUE	119
AUD_CONN_HP_SENSE_R		TRUE	119
AUD_CONN_SLEEVE_XW		TRUE	119
GND\G		TP809	TP-P4

Touch ID		FUNC_TEST	
PP1V8_TOUCHID_FILT_CONN		TRUE	125 126
SPT_TOUCHID_MISO_1V8_CONN		TRUE	125
SPT_TOUCHID_MOST_1V8_CONN		TRUE	125
TOUCHID_INT_1V8_CONN		TRUE	125 126
SPT_TOUCHID_CLK_1V8_CONN		TRUE	125
TOUCHID_BOOST_EN_CONN		TRUE	125
PP16V0_TOUCHID_FILT_CONN		TRUE	125 126
TOUCHID_PWR_EN		TRUE	6 125 126
PP3V0_TOUCHID_FILT_CONN		TRUE	125 126
GND\G		TP810	TP-P4
GND\G		TP811	TP-P4
GND\G		TP812	TP-P4
GND\G		TP813	TP-P4

Digital mic		PLACE_NEAR=JR940.1:20MM	
AUD_DMIC0_CLK_CONN		TP8865	TP-P4
AUD_DMIC0_DATA_CONN		TRUE	119
PP1V8_DMIC		TRUE	119
AUD_DMIC1_CLK_CONN		TRUE	119
AUD_DMIC1_DATA_CONN		TRUE	119
GND\G		TP814	TP-P4

Audio speaker amp		FUNC_TEST	
SPKRAMP_A_OUTTP		TP815	TP-P4
GND\G		TP816	TP-P4
GND\G		TP817	TP-P4
SPKRAMP_A_OUTTP		TP818	TP-P4
GND\G		TP819	TP-P4
GND\G		TP820	TP-P4
SPKRAMP_B_OUTTP		TP821	TP-P4
GND\G		TP822	TP-P4
GND\G		TP823	TP-P4
SPKRAMP_B_OUTTP		TP824	TP-P4
GND\G		TP825	TP-P4
GND\G		TP826	TP-P4
SPKRAMP_C_OUTTP		TP827	TP-P4
GND\G		TP828	TP-P4
GND\G		TP864	TP-P4
SPKRAMP_C_OUTTP		TP829	TP-P4
GND\G		TP830	TP-P4
GND\G		TP831	TP-P4
SPKR_ID0		TRUE	6 118
GND\G		TP832	TP-P4
GND\G		TP833	TP-P4
GND\G		TP834	TP-P4
GND\G		TP835	TP-P4
SPKRAMP_D_OUTTP		TP836	TP-P4
GND\G		TP837	TP-P4
GND\G		TP838	TP-P4
SPKRAMP_D_OUTTP		TP839	TP-P4
GND\G		TP840	TP-P4
GND\G		TP841	TP-P4
SPKRAMP_E_OUTTP		TP842	TP-P4
GND\G		TP843	TP-P4
GND\G		TP844	TP-P4
SPKRAMP_E_OUTTP		TP845	TP-P4
GND\G		TP846	TP-P4
GND\G		TP847	TP-P4



## SPMU PPs

P3MM	SM	PPU800	1 SPMU BUCK5 LX0	38
P3MM	SM	PPU801	1 SPMU BUCK5 LX1	38
P3MM	SM	PPU802	1 SPMU BUCK5 LX2	38
P3MM	SM	PPU803	1 SPMU BUCK5 LX3	38
P3MM	SM	PPU804	1 SPMU BUCK5 FB R	38
P3MM	SM	PPU805	1 SPMU BUCK5 FB	38
P3MM	SM	PPU806	1 SPMU BUCK6 LX0	38
P3MM	SM	PPU807	1 SPMU BUCK6 FB R	38
P3MM	SM	PPU808	1 SPMU BUCK6 FB	38
P3MM	SM	PPU809	1 SPMU BUCK7 LX0	38
P3MM	SM	PPU810	1 SPMU BUCK7 LX1	38
P3MM	SM	PPU811	1 SPMU BUCK7 LX2	38
P3MM	SM	PPU812	1 SPMU BUCK8 LX0	38
P3MM	SM	PPU813	1 SPMU BUCK8 FB R	38
P3MM	SM	PPU814	1 SPMU BUCK8 FB	38
P3MM	SM	PPU815	1 SPMU BUCK9 LX0	38
P3MM	SM	PPU816	1 SPMU BUCK9 FB R	38
P3MM	SM	PPU817	1 SPMU BUCK9 FB	38
P3MM	SM	PPU818	1 SPMU BUCK10 LX0	38
P3MM	SM	PPU819	1 SPMU BUCK10 LX1	38
P3MM	SM	PPU820	1 SPMU BUCK10 LX2	38
P3MM	SM	PPU821	1 SPMU BUCK10 FB R	38
P3MM	SM	PPU822	1 SPMU BUCK10 FB	38
P3MM	SM	PPU823	1 SPMU BUCK0 LX0	38
P3MM	SM	PPU824	1 SPMU BUCK0 LX1	38
P3MM	SM	PPU825	1 SPMU BUCK0 LX2	38
P3MM	SM	PPU826	1 SPMU BUCK0 LX3	38
P3MM	SM	PPU827	1 SPMU BUCK0 FB	38
P3MM	SM	PPU828	1 SPMU BUCK0 FB R	38
P3MM	SM	PPU829	1 SPMU BUCK1 LX0	38
P3MM	SM	PPU830	1 SPMU BUCK1 LX1	38
P3MM	SM	PPU8031	1 SPMU BUCK1 FB	38
P3MM	SM	PPU832	1 SPMU BUCK1 FB R	38
P3MM	SM	PPU833	1 SPMU BUCK2 LX0	38
P3MM	SM	PPU834	1 SPMU BUCK2 FB	38
P3MM	SM	PPU835	1 SPMU BUCK2 FB R	38
P3MM	SM	PPU836	1 SPMU BUCK3 LX0	38
P3MM	SM	PPU837	1 SPMU BUCK3 FB	38
P3MM	SM	PPU838	1 SPMU BUCK3 FB R	38
P3MM	SM	PPU839	1 SPMU BUCK4 LX0	38

[illegible]



P 3MM	SM	PPU870	1	MPMU_BUCK0_LX2	42
		PPU871	1	MPMU_BUCK0_LX3	42
P 3MM	SM	PPU872	1	MPMU_BUCK0_FB	42
P 3MM	SM	PPU873	1	MPMU_BUCK0_FB_R	42
P 3MM	SM	PPU874	1	MPMU_BUCK1_LX0	42
P 3MM	SM	PPU875	1	MPMU_BUCK1_LX1	42
P 3MM	SM	PPU876	1	MPMU_BUCK1_FB	42
P 3MM	SM	PPU877	1	MPMU_BUCK1_FB_R	42
P 3MM	SM	PPU878	1	MPMU_BUCK2_LX0	42
P 3MM	SM	PPU879	1	MPMU_BUCK2_FB	42
P 3MM	SM	PPU880	1	MPMU_BUCK2_FB_R	42
P 3MM	SM	PPU881	1	MPMU_BUCK3_LX0	42
P 3MM	SM	PPU882	1	MPMU_BUCK3_FB	42
P 3MM	SM	PP8	1	MPMU_BUCK3_FB_R	42
P 3MM	SM	PPU884	1	MPMU_BUCK4_LX0	42
P 3MM	SM	PPU885	1	MPMU_BUCK4_LX1	42
P 3MM	SM	PPU886	1	MPMU_BUCK4_LX2	42
P 3MM	SM	PPU887	1	MPMU_BUCK4_LX3	42
P 3MM	SM	PPU888	1	MPMU_BUCK4_FB	42
P 3MM	SM	PPU889	1	MPMU_BUCK4_FB_R	42


[illegible]

USBC Debug 3mm PP		PLACE_SIDE=BOTTOM	
129 73 71 69	<b>[E350]</b>	PPVBUS_USBC0	1
69	<b>[E350]</b>	PPHV_INT0_AONSW	1
136 129	<b>[E350]</b>	PP5V_S2SW_USBC01	1
129 73 72 69	<b>[E350]</b>	PPVBUS_USBC1	1
69	<b>[E350]</b>	PPHV_INT1_AONSW	1
129 81 80 78	<b>[E350]</b>	PPVBUS_USBC2	1
78	<b>[E350]</b>	PPHV_INT2_AONSW	1
136 129	<b>[E350]</b>	PP5V_S2SW_USBC23	1
129 30 29	<b>[E350]</b>	PPVBUS_USBC5	1
129 32	<b>[E350]</b>	PPHV_INT5_AONSW	1
32 31 30	<b>[E350]</b>	PPHV_DIV	1
32	<b>[E350]</b>	PD_ACE5_VCONN	1
DCDC Debug 3mm PP			
129 56 27	<b>[E350]</b>	SMBUS_BATT_SCL	BOTTOM 1
129 56 27	<b>[E350]</b>	SMBUS_BATT_SDA	BOTTOM 1
28	<b>[E350]</b>	CHGR_COMP	TOP 1
28	<b>[E350]</b>	CHGR_BGATE	TOP 1
48 47	<b>[E350]</b>	P1V8VDDH_DRMOS_PWM1	TOP 1
48 47	<b>[E350]</b>	P1V8VDDH_DRMOS_PWM2	TOP 1
49 47	<b>[E350]</b>	P1V8VDDH_DRMOS_PWM3	TOP 1
5 47	<b>[E350]</b>	SPI_DISP_BKLT_MISO	BOTTOM 1
PLACE_NEAR=U0600.AP74:17MM			
	<b>[E350]</b>	PPVDD_ANE0_SRAM_AWAKESW	TRUE 137
	<b>[E350]</b>	PPVDD_GPU_SRAM0_AWAKESW	TRUE 137
	<b>[E350]</b>	I2C_UPC0_ATCRTMR0_SCL	TRUE 67
	<b>[E350]</b>	I2C_UPC0_ATCRTMR0_SDA	TRUE 67
	<b>[E350]</b>	USBC0_CC1_CONN	TRUE 73
	<b>[E350]</b>	USBC0_CC2_CONN	TRUE 73
	<b>[E350]</b>	USBC1_CC1_CONN	TRUE 73
	<b>[E350]</b>	USBC1_CC2_CONN	TRUE 73
	<b>[E350]</b>	USBC2_CC1_CONN	TRUE 76
	<b>[E350]</b>	USBC2_CC2_CONN	TRUE 76
	<b>[E350]</b>	P5VS2TPS_PGOOD	TRUE 29
	<b>[E350]</b>	HDMI_HPD_AOP	TRUE 10
	<b>[E350]</b>	PMU_VDDHT_UVWARN_L	TRUE 11
	<b>[E350]</b>	PMU_VDDMAIN_UVWARN_L	TRUE 11
	<b>[E350]</b>	DBL_CLICK_DET	TRUE 6 4
	<b>[E350]</b>	UPC_SMC_I2C_INT_L	TRUE 10
PPU2	<b>[E350]</b>	P1V8VDDH_TLIMIT_THROTTLE_L	TRUE 5
PPU3	<b>[E350]</b>	TP_AON_SLEEP1_RESET_L	TRUE 10
PPU4	<b>[E350]</b>		
PPU5	<b>[E350]</b>	PPVBUS_MID	TRUE 29
PPU6	<b>[E350]</b>	HVSW_G1	TRUE 29
PPU7	<b>[E350]</b>	HVSW_G2	TRUE 29
PPU7A			
PPU7B			
PPU7C			
PPU7D			
PPU8			
PPU9			
PPU10			
PPU11			
PPU12			
PPU13			
PPU14			
PPU15			
PPU16			
USB-C (cont.)		FUNC_T	
	<b>[E350]</b>	I2C_UPC_SCL	TRUE
	<b>[E350]</b>	I2C_UPC_SDA	TRUE
	<b>[E350]</b>	I2C_UPC5_SCL	TRUE
	<b>[E350]</b>	I2C_UPC5_SDA	TRUE
	<b>[E350]</b>	P5VUSBC01_EN	TRUE
	<b>[E350]</b>	P5VUSBC23_EN	TRUE
	<b>[E350]</b>	USBC0_3V3LDO_EN	TRUE
	<b>[E350]</b>	USBC1_3V3LDO_EN	TRUE
	<b>[E350]</b>	USBC2_3V3LDO_EN	TRUE
	<b>[E350]</b>	PMU_CRASH_L	TRUE
	<b>[E350]</b>	USBC Debug 3mm PP	PLACE_SIDE=TOP
	<b>[E350]</b>	PMU_CRASH_SLAVE_L	TRUE 39 43 128
	<b>[E350]</b>	CLVR_FABRIC_ILIMIT_THROTTLE_L	
	<b>[E350]</b>	CLVR_RESET_L	TRUE
	<b>[E350]</b>	P3V8AON_PWR_EN	TRUE
	<b>[E350]</b>	P5VS2_PWR_EN	TRUE
	<b>[E350]</b>	P5VS2TPS_PWR_EN	TRUE
	<b>[E350]</b>	IPD_PWR_HOLD	TRUE 39 44

NAND (cont.)		FUNC_TEST	
PPU8C0	I2C_SMC_NAND_SCL	TRUE	10 56
PPU8C1	I2C_SMC_NAND_SDA	TRUE	10 56
PPU8C2	NAND0_OCARINA_VREF	TRUE	101
PPU8C3	NAND1_OCARINA_VREF	TRUE	106
PPU8C4	NAND1_S5E0_JTAG_TDO	TRUE	102 103
PPU8C5	P2V5_NAND0_PGOOD	TRUE	101
PPU8C6	P2V5_NAND1_PGOOD	TRUE	106
PPU8C7	PPVDD_LDO_NAND0_OCARINA	TRUE	101
PPU8C8	PPVDD_LDO_NAND1_OCARINA	TRUE	106
PPU8C9			
PPU8D0			
PPU8D1			
SoC		FUNC_TEST	
PPU8D2	SPI_SOCROM_I1V8_CS_L	TRUE	12
PPU8D3	I2C_SEEPROM_SCL	TRUE	6 12
	I2C_SEEPROM_SDA	TRUE	6 12
NAND (cont.)		FUNC_TEST	
PPU8D4	NAND0_OCARINA_TDEV1	TRUE	101
PPU8D5	NAND1_OCARINA_TDEV2	TRUE	106 110
PPU8D6	NAND0_S5E0_JTAG_TDO	TRUE	97 98
PPU8D7	NAND0_S5E1_JTAG_TDO	TRUE	98 99
PPU8D8	NAND0_S5E2_JTAG_TDO	TRUE	99 100
	NAND1_OCARINA_TDEV1	TRUE	106
	NAND1_OCARINA_TDEV2	TRUE	106 110
	P2V5_NAND0_EN_R	TRUE	101
	P2V5_NAND1_EN_R	TRUE	106
PPU8D9		FUNC_TEST	
PMICs		FUNC_TEST	
PPU8D9	PMU_CLK32K_CLVR	TRUE	44 50 51
PPU8D9	PMU_VDDH1	TRUE	41
PPU8D9	SPMI_NUB_MPMU_CLK	TRUE	13 43
PPU8D9	SPMI_NUB_MPMU_DATA	TRUE	13 43
PPU8D9	SPMI_NUB_SPMU_CLK	TRUE	13 39
PPU8D9	SPMI_NUB_SPMU_DATA	TRUE	13 39
PPU8D9	SWD_NUB_PMU_SWCLK	TRUE	11 13
PPU8D9	SWD_NUB_PMU_SWDIO	TRUE	11 13
PPU8D9	PMU_FAULT_OUT_L	TRUE	39 43
PPU8D9	DEBUG_SPMU_GPIO16	TRUE	44
WLBT		FUNC_TEST	
PPU8D9	PMU_CLK32K_WLBT	TRUE	44 95 96
PPU8D9	TPT_WLAN_JTAG_TCK	TRUE	95 96
PPU8D9	TPT_WLAN_JTAG_TDI	TRUE	95
PPU8D9	TPT_WLAN_JTAG_TMS	TRUE	95 96
PPU8D9	TPT_WLAN_JTAG_TRSTN	TRUE	95
PPU8D9	WLBT_RESET_L		
PPU8D9	BT_TIME_SYNC	TRUE	6 95 96
PPU8D9	WLBT_PWR_EN	TRUE	43 44 95
IPD		FUNC_TEST	
PPU8D9	CAPSLOCK_LED_EN	TRUE	121
PPU8D9	IOXP1_RESET_L	TRUE	121
PPU8D9	IOXP2_RESET_L	TRUE	121
PPU8D9	KDBBKIT_ISKT_KEYB	TRUE	120 129
Sensor		FUNC_TEST	
PPU8D9	AIRFLOW_C_THMSNS	TRUE	44 64
PPU8D9	AIRFLOW_L_THMSNS	TRUE	44 64
PPU8D9	AIRFLOW_R_THMSNS	TRUE	44 64
PPU8D9	DCIN_VSENSE	TRUE	43 58
PPU8D9	FINSTACK_L_THMSNS	TRUE	44 64
PPU8D9	FINSTACK_R_THMSNS	TRUE	44 64
PPU8D9	MEMU_THMSNS	TRUE	44 64
PPU8D9	P1V8VDDH_THMSNS_1	TRUE	44 64
PPU8D9	P1V8VDDH_THMSNS_2	TRUE	44 64
PPU8D9	P1V8VDDH_THMSNS_3	TRUE	44 64
PPU8D9	P3V8AON_THMSNS	TRUE	44 64
PPU8D9	PRUS_VSENSE	TRUE	44 58
PPU8D9	SOC_THMSNS_1	TRUE	44 64
PPU8D9	SPMU_THMSNS	TRUE	44 64
PPU8D9	WING_L_THMSNS	TRUE	44 64
PPU8D9	WING_R_THMSNS	TRUE	44 64
PPU8D9	WLBT_THMSNS	TRUE	44 64

Debug LEDs




SYNC_MASTER=TAIWAN_T724		SYNC_DATE=03/23/2020	
PAGE TITLE			
Debug: LEDs, Koba			
	DRAWING NUMBER		SIZE
	051-05641		D
Apple Inc.	REVISION		6.33.0
	NOTICE OF PROPRIETARY PROPERTY:		BRANCH
	THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE
		271	OF 999
		SHEET	
		131	OF 155


BOM\_COST\_GROUP=DEBUG










SYNC_MASTER=T724_TKIM3_MLB_S_0.39.5			SYNC_DATE=09/18/2020		
PAGE TITLE					
DEBUG: VITAMIN-C					
 Apple Inc.			DRAWING NUMBER		SIZE
			051-05641		D
			REVISION		
			6.33.0		
NOTICE OF PROPRIETARY PROPERTY:			BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			PAGE		
			295 OF 999		
			SHEET		
			134 OF 155		









THIS PAGE WILL BE USED FOR SYSTEM / SUBSYSTEM ALIASES

USBC REQUIRED POWER ALIASES


IPD: KEYBOARD / TRACKPAD

PP3V3\_S2\_IPD (LDO) ALIASES


PP1V85\_S2\_IPD (LDO) ALIASES

























KEYBOARD BACKLIGHT




PBUS FAN SWITCH ALIAS




OUTPUT SENSOR ALIASES



PAGE\_TITLE=POWER ALIASES 2

PAGE TITLE		
TITLE=POWER ALIASES 2		
 Apple Inc.	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	402 OF 999
	SHEET	136 OF 155
SIZE D		





D

C

B


A

D

C


B

A




\*\*\* OK2INTEGRATE \*\*\*

This page is valid for sC designs

PAGE TITLE		
POWER ALIASES MPMU		
 Apple Inc.	DRAWING NUMBER	051-05641
	REVISION	6.33.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	
	404 OF 999	
		SHEET
		138 OF 155





Internal signal aliases - Must be configured on project pages per notes below.

Internal signal aliases - Copied or debug circuitry added between.


SOC, series caps				BBR A side				BBR B side				Connector			
67	IN	USBC ATC0 R2D P<1>	MAKP_BASE=TRUE	==	=USBC ATC0 R2D P<1>	OUT	67	67	IN	=USBC0 R2D CR P<1>	MAKP_BASE=TRUE	==	USBC0 R2D CR P<1>	OUT	73
67	IN	USBC ATC0 R2D N<1>	MAKP_BASE=TRUE	==	=USBC ATC0 R2D N<1>	OUT	67	67	IN	=USBC0 R2D CR N<1>	MAKP_BASE=TRUE	==	USBC0 R2D CR N<1>	OUT	73
67	IN	USBC ATC0 R2D P<2>	MAKP_BASE=TRUE	==	=USBC ATC0 R2D P<2>	OUT	67	67	IN	=USBC0 R2D CR P<2>	MAKP_BASE=TRUE	==	USBC0 R2D CR P<2>	OUT	73
67	IN	USBC ATC0 R2D N<2>	MAKP_BASE=TRUE	==	=USBC ATC0 R2D N<2>	OUT	67	67	IN	=USBC0 R2D CR N<2>	MAKP_BASE=TRUE	==	USBC0 R2D CR N<2>	OUT	73
67	IN	USBC ATC0 D2R C P<1>	MAKP_BASE=TRUE	==	=USBC ATC0 D2R C P<1>	BT	67	67	IN	=USBC0 D2R P<1>	MAKP_BASE=TRUE	==	USBC0 D2R P<1>	BT	73
67	IN	USBC ATC0 D2R C N<1>	MAKP_BASE=TRUE	==	=USBC ATC0 D2R C N<1>	BT	67	67	IN	=USBC0 D2R N<1>	MAKP_BASE=TRUE	==	USBC0 D2R N<1>	BT	73
67	IN	USBC ATC0 D2R C P<2>	MAKP_BASE=TRUE	==	=USBC ATC0 D2R C P<2>	BT	67	67	IN	=USBC0 D2R P<2>	MAKP_BASE=TRUE	==	USBC0 D2R P<2>	BT	73
67	IN	USBC ATC0 D2R C N<2>	MAKP_BASE=TRUE	==	=USBC ATC0 D2R C N<2>	BT	67	67	IN	=USBC0 D2R N<2>	MAKP_BASE=TRUE	==	USBC0 D2R N<2>	BT	73
68	IN	USBC ATC1 R2D P<1>	MAKP_BASE=TRUE	==	=USBC ATC1 R2D P<1>	OUT	68	68	IN	=USBC1 R2D CR P<1>	MAKP_BASE=TRUE	==	USBC1 R2D CR P<1>	OUT	73
68	IN	USBC ATC1 R2D N<1>	MAKP_BASE=TRUE	==	=USBC ATC1 R2D N<1>	OUT	68	68	IN	=USBC1 R2D CR N<1>	MAKP_BASE=TRUE	==	USBC1 R2D CR N<1>	OUT	73
68	IN	USBC ATC1 R2D P<2>	MAKP_BASE=TRUE	==	=USBC ATC1 R2D P<2>	OUT	68	68	IN	=USBC1 R2D CR P<2>	MAKP_BASE=TRUE	==	USBC1 R2D CR P<2>	OUT	73
68	IN	USBC ATC1 R2D N<2>	MAKP_BASE=TRUE	==	=USBC ATC1 R2D N<2>	OUT	68	68	IN	=USBC1 R2D CR N<2>	MAKP_BASE=TRUE	==	USBC1 R2D CR N<2>	OUT	73
68	IN	USBC ATC1 D2R C P<1>	MAKP_BASE=TRUE	==	=USBC ATC1 D2R C P<1>	BT	68	68	IN	=USBC1 D2R P<1>	MAKP_BASE=TRUE	==	USBC1 D2R P<1>	BT	73
68	IN	USBC ATC1 D2R C N<1>	MAKP_BASE=TRUE	==	=USBC ATC1 D2R C N<1>	BT	68	68	IN	=USBC1 D2R N<1>	MAKP_BASE=TRUE	==	USBC1 D2R N<1>	BT	73
68	IN	USBC ATC1 D2R C P<2>	MAKP_BASE=TRUE	==	=USBC ATC1 D2R C P<2>	BT	68	68	IN	=USBC1 D2R P<2>	MAKP_BASE=TRUE	==	USBC1 D2R P<2>	BT	73
68	IN	USBC ATC1 D2R C N<2>	MAKP_BASE=TRUE	==	=USBC ATC1 D2R C N<2>	BT	68	68	IN	=USBC1 D2R N<2>	MAKP_BASE=TRUE	==	USBC1 D2R N<2>	BT	73
77	IN	USBC ATC2 R2D LS P<1>	MAKP_BASE=TRUE	==	=USBC ATC2 R2D LS P<1>	OUT	77	77	IN	=USBC2 R2D CR P<1>	MAKP_BASE=TRUE	==	USBC2 R2D CR P<1>	OUT	81
77	IN	USBC ATC2 R2D LS N<1>	MAKP_BASE=TRUE	==	=USBC ATC2 R2D LS N<1>	OUT	77	77	IN	=USBC2 R2D CR N<1>	MAKP_BASE=TRUE	==	USBC2 R2D CR N<1>	OUT	81
77	IN	USBC ATC2 R2D LS P<2>	MAKP_BASE=TRUE	==	=USBC ATC2 R2D LS P<2>	OUT	77	77	IN	=USBC2 R2D CR P<2>	MAKP_BASE=TRUE	==	USBC2 R2D CR P<2>	OUT	81
77	IN	USBC ATC2 R2D LS N<2>	MAKP_BASE=TRUE	==	=USBC ATC2 R2D LS N<2>	OUT	77	77	IN	=USBC2 R2D CR N<2>	MAKP_BASE=TRUE	==	USBC2 R2D CR N<2>	OUT	81
77	IN	USBC ATC2 D2R LS C P<1>	MAKP_BASE=TRUE	==	=USBC ATC2 D2R LS C P<1>	BT	77	77	IN	=USBC2 D2R P<1>	MAKP_BASE=TRUE	==	USBC2 D2R P<1>	BT	81
77	IN	USBC ATC2 D2R LS C N<1>	MAKP_BASE=TRUE	==	=USBC ATC2 D2R LS C N<1>	BT	77	77	IN	=USBC2 D2R N<1>	MAKP_BASE=TRUE	==	USBC2 D2R N<1>	BT	81
77	IN	USBC ATC2 D2R LS C P<2>	MAKP_BASE=TRUE	==	=USBC ATC2 D2R LS C P<2>	BT	77	77	IN	=USBC2 D2R P<2>	MAKP_BASE=TRUE	==	USBC2 D2R P<2>	BT	81
77	IN	USBC ATC2 D2R LS C N<2>	MAKP_BASE=TRUE	==	=USBC ATC2 D2R LS C N<2>	BT	77	77	IN	=USBC2 D2R N<2>	MAKP_BASE=TRUE	==	USBC2 D2R N<2>	BT	81

Caps and connector must be aliased to BBR signals.  
BBR lanes 1 and 2 can be swapped, both pairs, both sides - all or nothing.  
BBR inputs can be polarity inverted independently per pair.  
All swaps and inversions must be communicated to TBT Firmware team.


USB2 ATC1 LS P	MAKP_BASE=TRUE	==	=USB2 ATC1 LS P	74 85
USB2 ATC1 LS N	MAKP_BASE=TRUE	==	=USB2 ATC1 LS N	74 85
USB2 ATC2 LS P	MAKP_BASE=TRUE	==	=USB2 ATC2 LS P	82 85
USB2 ATC2 LS N	MAKP_BASE=TRUE	==	=USB2 ATC2 LS N	82 85


EUSB ATC0 P	MAKP_BASE=TRUE	==	=EUSB ATC0 P	BT 74
EUSB ATC0 N	MAKP_BASE=TRUE	==	=EUSB ATC0 N	BT 74
EUSB ATC1 P	MAKP_BASE=TRUE	==	=EUSB ATC1 P	BT 74
EUSB ATC1 N	MAKP_BASE=TRUE	==	=EUSB ATC1 N	BT 74
EUSB ATC2 P	MAKP_BASE=TRUE	==	=EUSB ATC2 P	BT 82
EUSB ATC2 N	MAKP_BASE=TRUE	==	=EUSB ATC2 N	BT 82

130 73	IN	USBC1 3V3LDO EN	MAKP_BASE=TRUE	==	=USBC1 3V3LDO EN	OUT 68
130 88	IN	USBC2 3V3LDO EN	MAKP_BASE=TRUE	==	=USBC2 3V3LDO EN	OUT 77

PAGE TITLE			SYNC_DATE=10/29/2019		
SIGNAL ALIASES 2					
 Apple Inc.		DRAWING NUMBER	051-05641	SIZE	
		REVISION	6.33.0	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH			
		PAGE		407 OF 999	
		SHEET		141 OF 155	

	8	7	6	5	4	3	2	1		
D	REF_SECDIS_SAK		NC SPN'S							D
	<div><div>108</div><div>SEC_FCAM_RESET_L</div><div>==</div><div>FTCAM_ENABLE_1V8_OUT</div><div>114 129</div><div>MAKE_BASE=TRUE</div></div> <div><div>6</div><div>DISABLE_STROBE</div><div>==</div><div>NC_DISABLE_STROBE</div><div>MAKE_BASE=TRUE</div></div> <div><div>6</div><div>FTCAM_DISABLE_L</div><div>==</div><div>NC_FTCAM_DISABLE_L</div><div>MAKE_BASE=TRUE</div></div> <div><div>6</div><div>DMIC_DISABLE_L</div><div>==</div><div>NC_DMIC_DISABLE_L</div><div>MAKE_BASE=TRUE</div></div>		<div><div>26</div><div>TP_CHGR_EN_VR1</div><div>==</div><div>NC_CHGR_EN_VR1</div><div>MAKE_BASE=TRUE</div></div> <div><div>67</div><div>TP_SMBUS_ATCRTMR0_SCL</div><div>==</div><div>NC_SMBUS_ATCRTMR0_SCL</div><div>MAKE_BASE=TRUE</div></div> <div><div>67</div><div>TP_SMBUS_ATCRTMR0_SDA</div><div>==</div><div>NC_SMBUS_ATCRTMR0_SDA</div><div>MAKE_BASE=TRUE</div></div> <div><div>66</div><div>TP_SMBUS_ATCRTMR1_SCL</div><div>==</div><div>NC_SMBUS_ATCRTMR1_SCL</div><div>MAKE_BASE=TRUE</div></div> <div><div>66</div><div>TP_SMBUS_ATCRTMR1_SDA</div><div>==</div><div>NC_SMBUS_ATCRTMR1_SDA</div><div>MAKE_BASE=TRUE</div></div> <div><div>77</div><div>TP_SMBUS_ATCRTMR2_SCL</div><div>==</div><div>NC_SMBUS_ATCRTMR2_SCL</div><div>MAKE_BASE=TRUE</div></div> <div><div>77</div><div>TP_SMBUS_ATCRTMR2_SDA</div><div>==</div><div>NC_SMBUS_ATCRTMR2_SDA</div><div>MAKE_BASE=TRUE</div></div>							
C	CHARGER									C
	<div><div>10</div><div>CHGR_INT_L_PSU_TBD4</div><div>==</div><div>CHGR_INT_L</div><div>29 129</div><div>MAKE_BASE=TRUE</div></div>									
	HDMI									
	<div><div>9</div><div>DP_DP2HDMI_HPD</div><div>==</div><div>DPRX_INT_HPD</div><div>89</div><div>MAKE_BASE=TRUE</div></div> <div><div>6</div><div>UART_DP2HDMI_R2D</div><div>==</div><div>NC_UART_DP2HDMI_R2D</div><div>MAKE_BASE=TRUE</div></div>		<div><div>43</div><div>TP_MPMU_AMUX_AY</div><div>==</div><div>NC_MPMU_AMUX_AY</div><div>MAKE_BASE=TRUE</div></div> <div><div>39</div><div>TP_SPMU_AMUX_BY</div><div>==</div><div>NC_SPMU_AMUX_BY</div><div>MAKE_BASE=TRUE</div></div> <div><div>39</div><div>TP_SPMU_PRE_UVLO</div><div>==</div><div>NC_SPMU_PRE_UVLO</div><div>MAKE_BASE=TRUE</div></div> <div><div>43</div><div>TP_MPMU_AMUX_BY</div><div>==</div><div>NC_MPMU_AMUX_BY</div><div>MAKE_BASE=TRUE</div></div> <div><div>39</div><div>TP_SPMU_AMUX_AY</div><div>==</div><div>NC_SPMU_AMUX_AY</div><div>MAKE_BASE=TRUE</div></div> <div><div>43</div><div>TP_MPMU_LDOX_EN</div><div>==</div><div>NC_MPMU_LDOX_EN</div><div>MAKE_BASE=TRUE</div></div> <div><div>86</div><div>TP_HDMI_I2C_SCL</div><div>==</div><div>NC_HDMI_I2C_SCL</div><div>MAKE_BASE=TRUE</div></div> <div><div>86</div><div>TP_HDMI_I2C_SDA</div><div>==</div><div>NC_HDMI_I2C_SDA</div><div>MAKE_BASE=TRUE</div></div> <div><div>101</div><div>TP_NAND0_OCARINA_WP_L</div><div>==</div><div>NC_NAND0_OCARINA_WP_L</div><div>MAKE_BASE=TRUE</div></div> <div><div>26</div><div>TP_SE_GPIO0</div><div>==</div><div>NC_SE_GPIO0</div><div>MAKE_BASE=TRUE</div></div>							
	LPDP'TX									
	<div><div>140 109 129</div><div>LPDP_INT_HPD</div><div>==</div><div>LPDP_INT_ML_HPD</div><div>7 140</div><div>MAKE_BASE=TRUE</div></div>									
B	MACAW									B
	<div><div>140 10</div><div>PARROT_RESET_L</div><div>==</div><div>SOC_RECOVERY_STATUS</div><div>MAKE_BASE=TRUE</div></div>		<div><div>104</div><div>TP_NAND1_OCARINA_WP_L</div><div>==</div><div>NC_NAND1_OCARINA_WP_L</div><div>MAKE_BASE=TRUE</div></div> <div><div>82 9</div><div>CIO_ATC3_LSRX_1V2</div><div>==</div><div>NC_CIO_ATC3_LSRX_1V2</div><div>MAKE_BASE=TRUE</div></div> <div><div>82 9</div><div>CIO_ATC3_LSTX_1V2</div><div>==</div><div>NC_CIO_ATC3_LSTX_1V2</div><div>MAKE_BASE=TRUE</div></div> <div><div>6</div><div>TP_AP_GPIO1</div><div>==</div><div>NC_AP_GPIO1</div><div>MAKE_BASE=TRUE</div></div> <div><div>6</div><div>TP_AP_GPIO8</div><div>==</div><div>NC_AP_GPIO8</div><div>MAKE_BASE=TRUE</div></div> <div><div>6</div><div>TP_CLVR_GPIO0</div><div>==</div><div>NC_CLVR_GPIO0</div><div>MAKE_BASE=TRUE</div></div> <div><div>43</div><div>TP_MPMU_VDDHI_PRE_UPO</div><div>==</div><div>NC_MPMU_VDDHI_PRE_UPO</div><div>MAKE_BASE=TRUE</div></div> <div><div>6</div><div>TP_AP_I2S2_MCK</div><div>==</div><div>NC_AP_I2S2_MCK</div><div>MAKE_BASE=TRUE</div></div>							
	SMC_I2C5									
	<div><div>10</div><div><div>TR</div>I2C_SMC_SNS1_SCL</div><div>==</div><div>NC_I2C_SMC_SNS1_SCL</div><div>MAKE_BASE=TRUE</div></div> <div><div>16</div><div><div>BT</div>I2C_SMC_SNS1_SDA</div><div>==</div><div>NC_I2C_SMC_SNS1_SDA</div><div>MAKE_BASE=TRUE</div></div>									
	AP_I2C4									
	<div><div>93</div><div><div>TR</div>AP_I2C04_SCL</div><div>==</div><div>TP_AP_I2C04_SCL</div><div>6</div><div>MAKE_BASE=TRUE</div></div> <div><div>93</div><div><div>BT</div>AP_I2C04_SDA</div><div>==</div><div>TP_AP_I2C04_SDA</div><div>6</div><div>MAKE_BASE=TRUE</div></div>									
	AP_I2C5									
	<div><div>6</div><div><div>TR</div>I2C_ENET_SCL</div><div>==</div><div>NC_I2C_ENET_SCL</div><div>MAKE_BASE=TRUE</div></div> <div><div>6</div><div><div>BT</div>I2C_ENET_SDA</div><div>==</div><div>NC_I2C_ENET_SDA</div><div>MAKE_BASE=TRUE</div></div>									
A	AP_I2C6									A
	<div><div>6</div><div><div>TR</div>I2C_USBA_LS_SCL</div><div>==</div><div>NC_I2C_USBA_LS_SCL</div><div>MAKE_BASE=TRUE</div></div> <div><div>6</div><div><div>BT</div>I2C_USBA_LS_SDA</div><div>==</div><div>NC_I2C_USBA_LS_SDA</div><div>MAKE_BASE=TRUE</div></div>									
	8	7	6	5	4	3	2	1		

PAGE TITLE			SYNC_DATE=06/24/2020		
SIGNAL ALIASES 3					
 Apple Inc.		DRAWING NUMBER	051-05641	SIZE	D
		REVISION	6.33.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH			
		PAGE	408 OF 999		
		SHEET	142 OF 155		

PAGE TITLE			SYNC_DATE=06/24/2020		
SIGNAL ALIASES 3					
 Apple Inc.		DRAWING NUMBER	051-05641	SIZE	
		REVISION	6.33.0	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH			
		PAGE		408 OF 999	
		SHEET		142 OF 155	







SCSET RULES


DIELECTRIC BASED SPACING RULES	
RULE DEFINITION	LIST OF VALUES
A_DIELECTRIC_N1X <small>Calculate dielectric N1 spacing from starting. Minimum distance is 2 and value 2 is defined</small>	VALUES: 1, 2, 3, 4, 5, 6, 7, 8, 9, 10 2-10
A_DIELECTRIC_N1X2 XY_AVL_X <small>Calculate dielectric N1 spacing for XY_AVL_X and XY_AVL_Y. Minimum distance is 2 and value 2 is defined</small>	VALUES: 2, 3, 4, 5, 6, 7, 8, 9, 10 PLEASE USE HYBRID TABLE
A_DIELECTRIC_N1XIN_N1XOUT <small>Calculate dielectric N1 spacing from starting. Minimum distance is 2 and value 2 is defined</small>	VALUES: 2, 3, 4, 5, 6

SYNC\_MASTER=CONSTRAINTS

SYNC\_DATE=01/08/2020

PAGE TITLE

17.2 RULES

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER  
051-05641

REVISION  
6.33.0

BRANCH

PAGE  
501 OF 999

SHEET  
145 OF 155

SIZE  
D

87654321

D




C

B

A

87654321



	8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
D	SPACING CONSTRAINT SET, CLASS ASSIGNMENT								D																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																												
C	<table><tr><th colspan="3">CLASS DEFINITIONS</th><th colspan="2">COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*</th><th>CLASS</th></tr><tr><th>CLASS NAME</th><th>...</th><th>CONSTRAINT SET</th><th colspan="2">DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)</th><th>Y/N</th></tr><tr><td>I2C</td><td>S</td><td>A_DIELECTRIC_3X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>SPI</td><td>S</td><td>A_DIELECTRIC_3X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>SPMI</td><td>S</td><td>A_DIELECTRIC_3X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>SWD</td><td>S</td><td>A_DIELECTRIC_3X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>JTAG</td><td>S</td><td>A_DIELECTRIC_2X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>CLOCK_24M</td><td>S</td><td>A_DIELECTRIC_8X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>SOC_XTAL_24M_IN</td><td>S</td><td>A_DIELECTRIC_8X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>SOC_XTAL_24M_OUT</td><td>S</td><td>A_DIELECTRIC_8X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>CLOCK_32K</td><td>S</td><td>A_DIELECTRIC_8X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>TDM_LEFT</td><td>S</td><td>A_DIELECTRIC_3X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>TDM_RIGHT</td><td>S</td><td>A_DIELECTRIC_3X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>TDM_CODEC</td><td>S</td><td>A_DIELECTRIC_3X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>SPKR_ICC</td><td>S</td><td>A_DIELECTRIC_3X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>UART</td><td>S</td><td>A_DIELECTRIC_2X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>RESETS</td><td>S</td><td>A_DIELECTRIC_3X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>WDOG</td><td>S</td><td>A_DIELECTRIC_3X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>SOCHOT</td><td>S</td><td>A_DIELECTRIC_3X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>POWER_BUTTON</td><td>S</td><td>A_DIELECTRIC_3X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>FAULT</td><td>S</td><td>A_DIELECTRIC_3X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>DMIC_PDM</td><td>S</td><td>A_DIELECTRIC_3X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>FAN_CTRL</td><td>S</td><td>A_DIELECTRIC_2X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_SOC_BSB0_D2R_1</td><td>S</td><td>A_DIELECTRIC_9X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_SOC_BSB0_D2R_2</td><td>S</td><td>A_DIELECTRIC_9X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_SOC_BSB0_R2D_1</td><td>S</td><td>A_DIELECTRIC_9X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_SOC_BSB0_R2D_2</td><td>S</td><td>A_DIELECTRIC_9X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_SOC_BSB0_AUX</td><td>S</td><td>A_DIELECTRIC_7X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_SOC_BSB0_LSX</td><td>S</td><td>A_DIELECTRIC_7X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_BSB0_CONN_D2R_1</td><td>S</td><td>A_DIELECTRIC_9X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_BSB0_CONN_D2R_2</td><td>S</td><td>A_DIELECTRIC_9X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_BSB0_CONN_R2D_1</td><td>S</td><td>A_DIELECTRIC_9X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_BSB0_CONN_R2D_2</td><td>S</td><td>A_DIELECTRIC_9X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_BSB0_CONN_AUXLSX</td><td>S</td><td>A_DIELECTRIC_7X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_UPC0_CONN_TOP</td><td>S</td><td>A_DIELECTRIC_5X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_UPC0_CONN_BOT</td><td>S</td><td>A_DIELECTRIC_5X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_UPC0_CONN_CC</td><td>S</td><td>A_DIELECTRIC_2X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_UPC0_CONN_SBU</td><td>S</td><td>A_DIELECTRIC_2X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_SOC_RTMR0_USB2</td><td>S</td><td>A_DIELECTRIC_6X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_RTMR0_MUX_USB2</td><td>S</td><td>A_DIELECTRIC_6X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_MUX_UPC0_USB2</td><td>S</td><td>A_DIELECTRIC_6X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_MUX_VITC_USB2</td><td>S</td><td>A_DIELECTRIC_6X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_SOC_BSB1_D2R_1</td><td>S</td><td>A_DIELECTRIC_10X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_SOC_BSB1_D2R_2</td><td>S</td><td>A_DIELECTRIC_10X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_SOC_BSB1_R2D_1</td><td>S</td><td>A_DIELECTRIC_10X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_SOC_BSB1_R2D_2</td><td>S</td><td>A_DIELECTRIC_10X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_SOC_BSB1_AUX</td><td>S</td><td>A_DIELECTRIC_7X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_SOC_BSB1_LSX</td><td>S</td><td>A_DIELECTRIC_7X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_BSB1_CONN_D2R_1</td><td>S</td><td>A_DIELECTRIC_10X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_BSB1_CONN_D2R_2</td><td>S</td><td>A_DIELECTRIC_10X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_BSB1_CONN_R2D_1</td><td>S</td><td>A_DIELECTRIC_10X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_BSB1_CONN_R2D_2</td><td>S</td><td>A_DIELECTRIC_10X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_BSB1_CONN_AUXLSX</td><td>S</td><td>A_DIELECTRIC_7X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_UPC1_CONN_TOP</td><td>S</td><td>A_DIELECTRIC_5X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_UPC1_CONN_BOT</td><td>S</td><td>A_DIELECTRIC_5X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_UPC1_CONN_CC</td><td>S</td><td>A_DIELECTRIC_2X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_UPC1_CONN_SBU</td><td>S</td><td>A_DIELECTRIC_2X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_SOC_RTMR1_USB2</td><td>S</td><td>A_DIELECTRIC_6X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_RTMR1_UPC1_USB2</td><td>S</td><td>A_DIELECTRIC_6X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_SOC_RTMR_USB2_DBG</td><td>S</td><td>A_DIELECTRIC_6X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_RTMR_MUX_USB2_DBG</td><td>S</td><td>A_DIELECTRIC_6X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_MUX_UPC_USB2_DBG</td><td>S</td><td>A_DIELECTRIC_6X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_MUX_VITC_USB2_DBG</td><td>S</td><td>A_DIELECTRIC_6X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>USBC_LSX</td><td>S</td><td>A_DIELECTRIC_6X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>MIPI_FTCAM_CLK</td><td>S</td><td>A_DIELECTRIC_6X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>MIPI_FTCAM_DATA</td><td>S</td><td>A_DIELECTRIC_6X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>MIPI_DFR_CLK</td><td>S</td><td>A_DIELECTRIC_6X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>MIPI_DFR_DATA</td><td>S</td><td>A_DIELECTRIC_6X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>PCIE_WIFI_D2R</td><td>S</td><td>A_DIELECTRIC_7X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>PCIE_WIFI_R2D</td><td>S</td><td>A_DIELECTRIC_7X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>PCIE_WIFI_CLK</td><td>S</td><td>A_DIELECTRIC_7X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>PCIE_NAND0_D2R</td><td>S</td><td>A_DIELECTRIC_7X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>PCIE_NAND0_R2D</td><td>S</td><td>A_DIELECTRIC_7X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>PCIE_NAND0_CLK</td><td>S</td><td>A_DIELECTRIC_7X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>PCIE_NAND1_D2R</td><td>S</td><td>A_DIELECTRIC_7X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>PCIE_NAND1_R2D</td><td>S</td><td>A_DIELECTRIC_7X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>PCIE_NAND1_CLK</td><td>S</td><td>A_DIELECTRIC_7X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>PCIE_CLKREQ</td><td>S</td><td>A_DIELECTRIC_2X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>PANEL_LPDP_DATA</td><td>S</td><td>A_DIELECTRIC_6X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>PANEL_LPDP_AUX</td><td>S</td><td>A_DIELECTRIC_6X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>RCAL_PCIE</td><td>S</td><td>A_DIELECTRIC_2X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>RCAL_CIO</td><td>S</td><td>A_DIELECTRIC_2X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>RCAL_MIPI</td><td>S</td><td>A_DIELECTRIC_2X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>RCAL_EUSB</td><td>S</td><td>A_DIELECTRIC_2X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>BOARD_ID</td><td>S</td><td>A_DIELECTRIC_2X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>BOARD_REV</td><td>S</td><td>A_DIELECTRIC_2X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>WIRELESS_TIME_SYNC</td><td>S</td><td>A_DIELECTRIC_2X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>KBD_PWM</td><td>S</td><td>A_DIELECTRIC_2X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>GROUND</td><td>S</td><td>DEFAULT</td><td colspan="2">=</td><td>Y</td></tr><tr><td>ANALOG_GROUND</td><td>S</td><td>DEFAULT</td><td colspan="2">=</td><td>Y</td></tr><tr><td>AUDIO_CONN_HEADPHONE_OUT</td><td>S</td><td>A_DIELECTRIC_3X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>AUDIO_CONN_RETURN</td><td>S</td><td>A_DIELECTRIC_2X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>AUDIO_CONN_SENSE</td><td>S</td><td>A_DIELECTRIC_2X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>SPEAKERAMP_OUTPUT</td><td>S</td><td>A_DIELECTRIC_2X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>SENSE_DIFF</td><td>S</td><td>A_DIELECTRIC_2X</td><td colspan="2">=</td><td>Y</td></tr><tr><td>RF_ANTENNA</td><td>S</td><td>RF_ANTENNA</td><td colspan="2">=</td><td>Y</td></tr><tr><td>PMU_BUCK_FB</td><td>S</td><td>DEFAULT</td><td colspan="2">=</td><td>Y</td></tr><tr><td>POWER</td><td>S</td><td>DEFAULT</td><td colspan="2">=</td><td>Y</td></tr></table>								CLASS DEFINITIONS			COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*		CLASS	CLASS NAME	...	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)		Y/N	I2C	S	A_DIELECTRIC_3X	=		Y	SPI	S	A_DIELECTRIC_3X	=		Y	SPMI	S	A_DIELECTRIC_3X	=		Y	SWD	S	A_DIELECTRIC_3X	=		Y	JTAG	S	A_DIELECTRIC_2X	=		Y	CLOCK_24M	S	A_DIELECTRIC_8X	=		Y	SOC_XTAL_24M_IN	S	A_DIELECTRIC_8X	=		Y	SOC_XTAL_24M_OUT	S	A_DIELECTRIC_8X	=		Y	CLOCK_32K	S	A_DIELECTRIC_8X	=		Y	TDM_LEFT	S	A_DIELECTRIC_3X	=		Y	TDM_RIGHT	S	A_DIELECTRIC_3X	=		Y	TDM_CODEC	S	A_DIELECTRIC_3X	=		Y	SPKR_ICC	S	A_DIELECTRIC_3X	=		Y	UART	S	A_DIELECTRIC_2X	=		Y	RESETS	S	A_DIELECTRIC_3X	=		Y	WDOG	S	A_DIELECTRIC_3X	=		Y	SOCHOT	S	A_DIELECTRIC_3X	=		Y	POWER_BUTTON	S	A_DIELECTRIC_3X	=		Y	FAULT	S	A_DIELECTRIC_3X	=		Y	DMIC_PDM	S	A_DIELECTRIC_3X	=		Y	FAN_CTRL	S	A_DIELECTRIC_2X	=		Y	USBC_SOC_BSB0_D2R_1	S	A_DIELECTRIC_9X	=		Y	USBC_SOC_BSB0_D2R_2	S	A_DIELECTRIC_9X	=		Y	USBC_SOC_BSB0_R2D_1	S	A_DIELECTRIC_9X	=		Y	USBC_SOC_BSB0_R2D_2	S	A_DIELECTRIC_9X	=		Y	USBC_SOC_BSB0_AUX	S	A_DIELECTRIC_7X	=		Y	USBC_SOC_BSB0_LSX	S	A_DIELECTRIC_7X	=		Y	USBC_BSB0_CONN_D2R_1	S	A_DIELECTRIC_9X	=		Y	USBC_BSB0_CONN_D2R_2	S	A_DIELECTRIC_9X	=		Y	USBC_BSB0_CONN_R2D_1	S	A_DIELECTRIC_9X	=		Y	USBC_BSB0_CONN_R2D_2	S	A_DIELECTRIC_9X	=		Y	USBC_BSB0_CONN_AUXLSX	S	A_DIELECTRIC_7X	=		Y	USBC_UPC0_CONN_TOP	S	A_DIELECTRIC_5X	=		Y	USBC_UPC0_CONN_BOT	S	A_DIELECTRIC_5X	=		Y	USBC_UPC0_CONN_CC	S	A_DIELECTRIC_2X	=		Y	USBC_UPC0_CONN_SBU	S	A_DIELECTRIC_2X	=		Y	USBC_SOC_RTMR0_USB2	S	A_DIELECTRIC_6X	=		Y	USBC_RTMR0_MUX_USB2	S	A_DIELECTRIC_6X	=		Y	USBC_MUX_UPC0_USB2	S	A_DIELECTRIC_6X	=		Y	USBC_MUX_VITC_USB2	S	A_DIELECTRIC_6X	=		Y	USBC_SOC_BSB1_D2R_1	S	A_DIELECTRIC_10X	=		Y	USBC_SOC_BSB1_D2R_2	S	A_DIELECTRIC_10X	=		Y	USBC_SOC_BSB1_R2D_1	S	A_DIELECTRIC_10X	=		Y	USBC_SOC_BSB1_R2D_2	S	A_DIELECTRIC_10X	=		Y	USBC_SOC_BSB1_AUX	S	A_DIELECTRIC_7X	=		Y	USBC_SOC_BSB1_LSX	S	A_DIELECTRIC_7X	=		Y	USBC_BSB1_CONN_D2R_1	S	A_DIELECTRIC_10X	=		Y	USBC_BSB1_CONN_D2R_2	S	A_DIELECTRIC_10X	=		Y	USBC_BSB1_CONN_R2D_1	S	A_DIELECTRIC_10X	=		Y	USBC_BSB1_CONN_R2D_2	S	A_DIELECTRIC_10X	=		Y	USBC_BSB1_CONN_AUXLSX	S	A_DIELECTRIC_7X	=		Y	USBC_UPC1_CONN_TOP	S	A_DIELECTRIC_5X	=		Y	USBC_UPC1_CONN_BOT	S	A_DIELECTRIC_5X	=		Y	USBC_UPC1_CONN_CC	S	A_DIELECTRIC_2X	=		Y	USBC_UPC1_CONN_SBU	S	A_DIELECTRIC_2X	=		Y	USBC_SOC_RTMR1_USB2	S	A_DIELECTRIC_6X	=		Y	USBC_RTMR1_UPC1_USB2	S	A_DIELECTRIC_6X	=		Y	USBC_SOC_RTMR_USB2_DBG	S	A_DIELECTRIC_6X	=		Y	USBC_RTMR_MUX_USB2_DBG	S	A_DIELECTRIC_6X	=		Y	USBC_MUX_UPC_USB2_DBG	S	A_DIELECTRIC_6X	=		Y	USBC_MUX_VITC_USB2_DBG	S	A_DIELECTRIC_6X	=		Y	USBC_LSX	S	A_DIELECTRIC_6X	=		Y	MIPI_FTCAM_CLK	S	A_DIELECTRIC_6X	=		Y	MIPI_FTCAM_DATA	S	A_DIELECTRIC_6X	=		Y	MIPI_DFR_CLK	S	A_DIELECTRIC_6X	=		Y	MIPI_DFR_DATA	S	A_DIELECTRIC_6X	=		Y	PCIE_WIFI_D2R	S	A_DIELECTRIC_7X	=		Y	PCIE_WIFI_R2D	S	A_DIELECTRIC_7X	=		Y	PCIE_WIFI_CLK	S	A_DIELECTRIC_7X	=		Y	PCIE_NAND0_D2R	S	A_DIELECTRIC_7X	=		Y	PCIE_NAND0_R2D	S	A_DIELECTRIC_7X	=		Y	PCIE_NAND0_CLK	S	A_DIELECTRIC_7X	=		Y	PCIE_NAND1_D2R	S	A_DIELECTRIC_7X	=		Y	PCIE_NAND1_R2D	S	A_DIELECTRIC_7X	=		Y	PCIE_NAND1_CLK	S	A_DIELECTRIC_7X	=		Y	PCIE_CLKREQ	S	A_DIELECTRIC_2X	=		Y	PANEL_LPDP_DATA	S	A_DIELECTRIC_6X	=		Y	PANEL_LPDP_AUX	S	A_DIELECTRIC_6X	=		Y	RCAL_PCIE	S	A_DIELECTRIC_2X	=		Y	RCAL_CIO	S	A_DIELECTRIC_2X	=		Y	RCAL_MIPI	S	A_DIELECTRIC_2X	=		Y	RCAL_EUSB	S	A_DIELECTRIC_2X	=		Y	BOARD_ID	S	A_DIELECTRIC_2X	=		Y	BOARD_REV	S	A_DIELECTRIC_2X	=		Y	WIRELESS_TIME_SYNC	S	A_DIELECTRIC_2X	=		Y	KBD_PWM	S	A_DIELECTRIC_2X	=		Y	GROUND	S	DEFAULT	=		Y	ANALOG_GROUND	S	DEFAULT	=		Y	AUDIO_CONN_HEADPHONE_OUT	S	A_DIELECTRIC_3X	=		Y	AUDIO_CONN_RETURN	S	A_DIELECTRIC_2X	=		Y	AUDIO_CONN_SENSE	S	A_DIELECTRIC_2X	=		Y	SPEAKERAMP_OUTPUT	S	A_DIELECTRIC_2X	=		Y	SENSE_DIFF	S	A_DIELECTRIC_2X	=		Y	RF_ANTENNA	S	RF_ANTENNA	=		Y	PMU_BUCK_FB	S	DEFAULT	=		Y	POWER	S	DEFAULT	=		Y	C
CLASS DEFINITIONS			COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*		CLASS																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
CLASS NAME	...	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)		Y/N																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
I2C	S	A_DIELECTRIC_3X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
SPI	S	A_DIELECTRIC_3X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
SPMI	S	A_DIELECTRIC_3X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
SWD	S	A_DIELECTRIC_3X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
JTAG	S	A_DIELECTRIC_2X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
CLOCK_24M	S	A_DIELECTRIC_8X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
SOC_XTAL_24M_IN	S	A_DIELECTRIC_8X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
SOC_XTAL_24M_OUT	S	A_DIELECTRIC_8X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
CLOCK_32K	S	A_DIELECTRIC_8X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
TDM_LEFT	S	A_DIELECTRIC_3X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
TDM_RIGHT	S	A_DIELECTRIC_3X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
TDM_CODEC	S	A_DIELECTRIC_3X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
SPKR_ICC	S	A_DIELECTRIC_3X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
UART	S	A_DIELECTRIC_2X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
RESETS	S	A_DIELECTRIC_3X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
WDOG	S	A_DIELECTRIC_3X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
SOCHOT	S	A_DIELECTRIC_3X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
POWER_BUTTON	S	A_DIELECTRIC_3X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
FAULT	S	A_DIELECTRIC_3X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
DMIC_PDM	S	A_DIELECTRIC_3X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
FAN_CTRL	S	A_DIELECTRIC_2X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_SOC_BSB0_D2R_1	S	A_DIELECTRIC_9X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_SOC_BSB0_D2R_2	S	A_DIELECTRIC_9X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_SOC_BSB0_R2D_1	S	A_DIELECTRIC_9X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_SOC_BSB0_R2D_2	S	A_DIELECTRIC_9X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_SOC_BSB0_AUX	S	A_DIELECTRIC_7X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_SOC_BSB0_LSX	S	A_DIELECTRIC_7X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_BSB0_CONN_D2R_1	S	A_DIELECTRIC_9X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_BSB0_CONN_D2R_2	S	A_DIELECTRIC_9X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_BSB0_CONN_R2D_1	S	A_DIELECTRIC_9X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_BSB0_CONN_R2D_2	S	A_DIELECTRIC_9X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_BSB0_CONN_AUXLSX	S	A_DIELECTRIC_7X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_UPC0_CONN_TOP	S	A_DIELECTRIC_5X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_UPC0_CONN_BOT	S	A_DIELECTRIC_5X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_UPC0_CONN_CC	S	A_DIELECTRIC_2X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_UPC0_CONN_SBU	S	A_DIELECTRIC_2X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_SOC_RTMR0_USB2	S	A_DIELECTRIC_6X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_RTMR0_MUX_USB2	S	A_DIELECTRIC_6X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_MUX_UPC0_USB2	S	A_DIELECTRIC_6X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_MUX_VITC_USB2	S	A_DIELECTRIC_6X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_SOC_BSB1_D2R_1	S	A_DIELECTRIC_10X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_SOC_BSB1_D2R_2	S	A_DIELECTRIC_10X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_SOC_BSB1_R2D_1	S	A_DIELECTRIC_10X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_SOC_BSB1_R2D_2	S	A_DIELECTRIC_10X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_SOC_BSB1_AUX	S	A_DIELECTRIC_7X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_SOC_BSB1_LSX	S	A_DIELECTRIC_7X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_BSB1_CONN_D2R_1	S	A_DIELECTRIC_10X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_BSB1_CONN_D2R_2	S	A_DIELECTRIC_10X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_BSB1_CONN_R2D_1	S	A_DIELECTRIC_10X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_BSB1_CONN_R2D_2	S	A_DIELECTRIC_10X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_BSB1_CONN_AUXLSX	S	A_DIELECTRIC_7X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_UPC1_CONN_TOP	S	A_DIELECTRIC_5X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_UPC1_CONN_BOT	S	A_DIELECTRIC_5X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_UPC1_CONN_CC	S	A_DIELECTRIC_2X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_UPC1_CONN_SBU	S	A_DIELECTRIC_2X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_SOC_RTMR1_USB2	S	A_DIELECTRIC_6X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_RTMR1_UPC1_USB2	S	A_DIELECTRIC_6X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_SOC_RTMR_USB2_DBG	S	A_DIELECTRIC_6X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_RTMR_MUX_USB2_DBG	S	A_DIELECTRIC_6X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_MUX_UPC_USB2_DBG	S	A_DIELECTRIC_6X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_MUX_VITC_USB2_DBG	S	A_DIELECTRIC_6X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
USBC_LSX	S	A_DIELECTRIC_6X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
MIPI_FTCAM_CLK	S	A_DIELECTRIC_6X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
MIPI_FTCAM_DATA	S	A_DIELECTRIC_6X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
MIPI_DFR_CLK	S	A_DIELECTRIC_6X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
MIPI_DFR_DATA	S	A_DIELECTRIC_6X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
PCIE_WIFI_D2R	S	A_DIELECTRIC_7X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
PCIE_WIFI_R2D	S	A_DIELECTRIC_7X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
PCIE_WIFI_CLK	S	A_DIELECTRIC_7X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
PCIE_NAND0_D2R	S	A_DIELECTRIC_7X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
PCIE_NAND0_R2D	S	A_DIELECTRIC_7X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
PCIE_NAND0_CLK	S	A_DIELECTRIC_7X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
PCIE_NAND1_D2R	S	A_DIELECTRIC_7X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
PCIE_NAND1_R2D	S	A_DIELECTRIC_7X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
PCIE_NAND1_CLK	S	A_DIELECTRIC_7X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
PCIE_CLKREQ	S	A_DIELECTRIC_2X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
PANEL_LPDP_DATA	S	A_DIELECTRIC_6X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
PANEL_LPDP_AUX	S	A_DIELECTRIC_6X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
RCAL_PCIE	S	A_DIELECTRIC_2X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
RCAL_CIO	S	A_DIELECTRIC_2X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
RCAL_MIPI	S	A_DIELECTRIC_2X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
RCAL_EUSB	S	A_DIELECTRIC_2X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
BOARD_ID	S	A_DIELECTRIC_2X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
BOARD_REV	S	A_DIELECTRIC_2X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
WIRELESS_TIME_SYNC	S	A_DIELECTRIC_2X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
KBD_PWM	S	A_DIELECTRIC_2X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
GROUND	S	DEFAULT	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
ANALOG_GROUND	S	DEFAULT	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
AUDIO_CONN_HEADPHONE_OUT	S	A_DIELECTRIC_3X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
AUDIO_CONN_RETURN	S	A_DIELECTRIC_2X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
AUDIO_CONN_SENSE	S	A_DIELECTRIC_2X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
SPEAKERAMP_OUTPUT	S	A_DIELECTRIC_2X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
SENSE_DIFF	S	A_DIELECTRIC_2X	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
RF_ANTENNA	S	RF_ANTENNA	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
PMU_BUCK_FB	S	DEFAULT	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
POWER	S	DEFAULT	=		Y																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
B									B																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																												
A	<table><tr><td colspan="4">SYNC_MASTER+CONSTRAINTS</td><td colspan="4">SYNC_DATE=01/08/2020</td></tr><tr><td colspan="8">PAGE TITLE</td></tr><tr><td colspan="8">17.2 SPACING CSETS, ISO</td></tr><tr><td colspan="4" rowspan="2"> Apple Inc.</td><td colspan="2">DRAWING NUMBER</td><td colspan="2">SIZE</td></tr><tr><td colspan="2">051-05641</td><td colspan="2">D</td></tr><tr><td colspan="4" rowspan="2"></td><td colspan="2">REVISION</td><td colspan="2">6.33.0</td></tr><tr><td colspan="2"></td><td colspan="2"></td></tr><tr><td colspan="4" rowspan="3">NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</td><td colspan="2">BRANCH</td><td colspan="2"></td></tr><tr><td colspan="2">PAGE</td><td colspan="2">503 OF 999</td></tr><tr><td colspan="2">SHEET</td><td colspan="2">147 OF 155</td></tr></table>								SYNC_MASTER+CONSTRAINTS				SYNC_DATE=01/08/2020				PAGE TITLE								17.2 SPACING CSETS, ISO								 Apple Inc.				DRAWING NUMBER		SIZE		051-05641		D						REVISION		6.33.0						NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED				BRANCH				PAGE		503 OF 999		SHEET		147 OF 155		A																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																												
SYNC_MASTER+CONSTRAINTS				SYNC_DATE=01/08/2020																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
PAGE TITLE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																					
17.2 SPACING CSETS, ISO																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																					
 Apple Inc.				DRAWING NUMBER		SIZE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
				051-05641		D																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
				REVISION		6.33.0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED				BRANCH																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
				PAGE		503 OF 999																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
				SHEET		147 OF 155																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
	8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													



SPACING CONSTRAINT SET ASSIGNMENT, CLASS-CLASS

CLASS TO CLASS SPACING		
CLASS NAME	CLASS NAME	CONSTRAINT SET
I2C	GROUND	DEFAULT
SPI	GROUND	DEFAULT
SPMI	GROUND	DEFAULT
SWD	GROUND	DEFAULT
JTAG	GROUND	DEFAULT
CLOCK_24M	GROUND	DEFAULT
CLOCK_32K	GROUND	DEFAULT
TDM_LEFT	GROUND	DEFAULT
TDM_RIGHT	GROUND	DEFAULT
TDM_CODEC	GROUND	DEFAULT
SPKR_ICC	GROUND	DEFAULT
UART	GROUND	DEFAULT
RESETS	GROUND	DEFAULT
WDOG	GROUND	DEFAULT
SOCHOT	GROUND	DEFAULT
POWER_BUTTON	GROUND	DEFAULT
FAULT	GROUND	DEFAULT
DMIC_PDM	GROUND	DEFAULT
FAN_CTRL	GROUND	DEFAULT
USBC_SOC_BSB0_D2R_1	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
USBC_SOC_BSB0_D2R_2	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
USBC_SOC_BSB0_R2D_1	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
USBC_SOC_BSB0_R2D_2	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
USBC_SOC_BSB0_AUX	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
USBC_SOC_BSB0_LSX	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
USBC_BSB0_CONN_D2R_1	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
USBC_BSB0_CONN_D2R_2	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
USBC_BSB0_CONN_R2D_1	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
USBC_BSB0_CONN_R2D_2	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
USBC_BSB0_CONN_AUXLSX	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
USBC_UPC0_CONN_TOP	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
USBC_UPC0_CONN_BOT	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
USBC_UPC0_CONN_CC	GROUND	DEFAULT
USBC_UPC0_CONN_SBU	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
USBC_SOC_RTMR0_USB2	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
USBC_RTMR0_MUX_USB2	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
USBC_MUX_UPC0_USB2	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
USBC_MUX_VITC_USB2	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
USBC_SOC_BSB1_D2R_1	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
USBC_SOC_BSB1_D2R_2	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
USBC_SOC_BSB1_R2D_1	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
USBC_SOC_BSB1_R2D_2	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
USBC_SOC_BSB1_AUX	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
USBC_SOC_BSB1_LSX	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
USBC_BSB1_CONN_D2R_1	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
USBC_BSB1_CONN_D2R_2	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
USBC_BSB1_CONN_R2D_1	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
USBC_BSB1_CONN_R2D_2	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
USBC_BSB1_CONN_AUXLSX	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
USBC_UPC1_CONN_TOP	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
USBC_UPC1_CONN_BOT	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
USBC_UPC1_CONN_CC	GROUND	DEFAULT
USBC_UPC1_CONN_SBU	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
USBC_SOC_RTMR1_USB2	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
USBC_RTMR1_UPC1_USB2	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
USBC_SOC_RTMR_USB2_DBG	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
USBC_RTMR_MUX_USB2_DBG	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
USBC_MUX_UPC_USB2_DBG	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
USBC_MUX_VITC_USB2_DBG	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
MIPI_FTCAM_CLK	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
MIPI_FTCAM_DATA	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
MIPI_DFR_CLK	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
MIPI_DFR_DATA	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
PCIE_WIFI_D2R	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
PCIE_WIFI_R2D	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
PCIE_WIFI_CLK	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
PCIE_NAND0_D2R	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
PCIE_NAND0_R2D	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
PCIE_NAND0_CLK	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
PCIE_NAND1_D2R	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
PCIE_NAND1_R2D	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
PCIE_NAND1_CLK	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
PCIE_CLKREQ	GROUND	DEFAULT
PANEL_LPDP_DATA	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
PANEL_LPDP_AUX	GROUND	DEFAULT_WITH_5X_LINE2SHAPE
RCAL_PCIE	GROUND	DEFAULT
RCAL_CIO	GROUND	DEFAULT
RCAL_MIPI	GROUND	DEFAULT
BOARD_ID	GROUND	DEFAULT
BOARD_REV	GROUND	DEFAULT
WIRELESS_TIME_SYNC	GROUND	DEFAULT
KBD_PWM	GROUND	DEFAULT
AUDIO_CONN_HEADPHONE_OUT	GROUND	DEFAULT
AUDIO_CONN_RETURN	GROUND	DEFAULT
AUDIO_CONN_SENSE	GROUND	DEFAULT
SPEAKERAMP_OUTPUT	GROUND	DEFAULT
SENSE_DIFF	GROUND	DEFAULT
SOC_XTAL_24M_IN	GROUND	DEFAULT
SOC_XTAL_24M_OUT	GROUND	DEFAULT
POWER	GROUND	DEFAULT

SPACING CONSTRAINT SET ASSIGNMENT, CLASS-CLASS

CLASS TO CLASS SPACING		
CLASS NAME	CLASS NAME	CONSTRAINT SET
I2C	POWER	DEFAULT
SPI	POWER	DEFAULT
SPMI	POWER	DEFAULT
SWD	POWER	DEFAULT
JTAG	POWER	DEFAULT
CLOCK_24M	POWER	DEFAULT
CLOCK_32K	POWER	DEFAULT
TDM_LEFT	POWER	DEFAULT
TDM_RIGHT	POWER	DEFAULT
TDM_CODEC	POWER	DEFAULT
SPKR_ICC	POWER	DEFAULT
UART	POWER	DEFAULT
RESETS	POWER	DEFAULT
WDOG	POWER	DEFAULT
SOCHOT	POWER	DEFAULT
POWER_BUTTON	POWER	DEFAULT
FAULT	POWER	DEFAULT
DMIC_PDM	POWER	DEFAULT
FAN_CTRL	POWER	DEFAULT
USBC_SOC_BSB0_D2R_1	POWER	DEFAULT_WITH_5X_LINE2SHAPE
USBC_SOC_BSB0_D2R_2	POWER	DEFAULT_WITH_5X_LINE2SHAPE
USBC_SOC_BSB0_R2D_1	POWER	DEFAULT_WITH_5X_LINE2SHAPE
USBC_SOC_BSB0_R2D_2	POWER	DEFAULT_WITH_5X_LINE2SHAPE
USBC_SOC_BSB0_AUX	POWER	DEFAULT_WITH_5X_LINE2SHAPE
USBC_SOC_BSB0_LSX	POWER	DEFAULT_WITH_5X_LINE2SHAPE
USBC_BSB0_CONN_D2R_1	POWER	DEFAULT_WITH_5X_LINE2SHAPE
USBC_BSB0_CONN_D2R_2	POWER	DEFAULT_WITH_5X_LINE2SHAPE
USBC_BSB0_CONN_R2D_1	POWER	DEFAULT_WITH_5X_LINE2SHAPE
USBC_BSB0_CONN_R2D_2	POWER	DEFAULT_WITH_5X_LINE2SHAPE
USBC_BSB0_CONN_AUXLSX	POWER	DEFAULT_WITH_5X_LINE2SHAPE
USBC_UPC0_CONN_TOP	POWER	DEFAULT_WITH_5X_LINE2SHAPE
USBC_UPC0_CONN_BOT	POWER	DEFAULT_WITH_5X_LINE2SHAPE
USBC_UPC0_CONN_CC	POWER	DEFAULT
USBC_UPC0_CONN_SBU	POWER	DEFAULT_WITH_5X_LINE2SHAPE
USBC_SOC_RTMR0_USB2	POWER	DEFAULT_WITH_5X_LINE2SHAPE
USBC_RTMR0_MUX_USB2	POWER	DEFAULT_WITH_5X_LINE2SHAPE
USBC_MUX_UPC0_USB2	POWER	DEFAULT_WITH_5X_LINE2SHAPE
USBC_MUX_VITC_USB2	POWER	DEFAULT_WITH_5X_LINE2SHAPE
USBC_SOC_BSB1_D2R_1	POWER	DEFAULT_WITH_5X_LINE2SHAPE
USBC_SOC_BSB1_D2R_2	POWER	DEFAULT_WITH_5X_LINE2SHAPE
USBC_SOC_BSB1_R2D_1	POWER	DEFAULT_WITH_5X_LINE2SHAPE
USBC_SOC_BSB1_R2D_2	POWER	DEFAULT_WITH_5X_LINE2SHAPE
USBC_SOC_BSB1_AUX	POWER	DEFAULT_WITH_5X_LINE2SHAPE
USBC_SOC_BSB1_LSX	POWER	DEFAULT_WITH_5X_LINE2SHAPE
USBC_BSB1_CONN_D2R_1	POWER	DEFAULT_WITH_5X_LINE2SHAPE
USBC_BSB1_CONN_D2R_2	POWER	DEFAULT_WITH_5X_LINE2SHAPE
USBC_BSB1_CONN_R2D_1	POWER	DEFAULT_WITH_5X_LINE2SHAPE
USBC_BSB1_CONN_R2D_2	POWER	DEFAULT_WITH_5X_LINE2SHAPE
USBC_BSB1_CONN_AUXLSX	POWER	DEFAULT_WITH_5X_LINE2SHAPE
USBC_UPC1_CONN_TOP	POWER	DEFAULT_WITH_5X_LINE2SHAPE
USBC_UPC1_CONN_BOT	POWER	DEFAULT_WITH_5X_LINE2SHAPE
USBC_UPC1_CONN_CC	POWER	DEFAULT
USBC_UPC1_CONN_SBU	POWER	DEFAULT_WITH_5X_LINE2SHAPE
USBC_SOC_RTMR1_USB2	POWER	DEFAULT_WITH_5X_LINE2SHAPE
USBC_RTMR1_UPC1_USB2	POWER	DEFAULT_WITH_5X_LINE2SHAPE
USBC_SOC_RTMR_USB2_DBG	POWER	DEFAULT_WITH_5X_LINE2SHAPE
USBC_RTMR_MUX_USB2_DBG	POWER	DEFAULT_WITH_5X_LINE2SHAPE
USBC_MUX_UPC_USB2_DBG	POWER	DEFAULT_WITH_5X_LINE2SHAPE
USBC_MUX_VITC_USB2_DBG	POWER	DEFAULT_WITH_5X_LINE2SHAPE
MIPI_FTCAM_CLK	POWER	DEFAULT_WITH_5X_LINE2SHAPE
MIPI_FTCAM_DATA	POWER	DEFAULT_WITH_5X_LINE2SHAPE
MIPI_DFR_CLK	POWER	DEFAULT_WITH_5X_LINE2SHAPE
MIPI_DFR_DATA	POWER	DEFAULT_WITH_5X_LINE2SHAPE
PCIE_WIFI_D2R	POWER	DEFAULT_WITH_5X_LINE2SHAPE
PCIE_WIFI_R2D	POWER	DEFAULT_WITH_5X_LINE2SHAPE
PCIE_WIFI_CLK	POWER	DEFAULT_WITH_5X_LINE2SHAPE
PCIE_NAND0_D2R	POWER	DEFAULT_WITH_5X_LINE2SHAPE
PCIE_NAND0_R2D	POWER	DEFAULT_WITH_5X_LINE2SHAPE
PCIE_NAND0_CLK	POWER	DEFAULT_WITH_5X_LINE2SHAPE
PCIE_NAND1_D2R	POWER	DEFAULT_WITH_5X_LINE2SHAPE
PCIE_NAND1_R2D	POWER	DEFAULT_WITH_5X_LINE2SHAPE
PCIE_NAND1_CLK	POWER	DEFAULT_WITH_5X_LINE2SHAPE
PCIE_CLKREQ	POWER	DEFAULT
PANEL_LPDP_DATA	POWER	DEFAULT_WITH_5X_LINE2SHAPE
PANEL_LPDP_AUX	POWER	DEFAULT_WITH_5X_LINE2SHAPE
RCAL_PCIE	POWER	DEFAULT
RCAL_CIO	POWER	DEFAULT
RCAL_MIPI	POWER	DEFAULT
BOARD_ID	POWER	DEFAULT
BOARD_REV	POWER	DEFAULT
WIRELESS_TIME_SYNC	POWER	DEFAULT
KBD_PWM	POWER	DEFAULT
AUDIO_CONN_HEADPHONE_OUT	POWER	DEFAULT
AUDIO_CONN_RETURN	POWER	DEFAULT
AUDIO_CONN_SENSE	POWER	DEFAULT
SPEAKERAMP_OUTPUT	POWER	DEFAULT
SENSE_DIFF	POWER	DEFAULT
SOC_XTAL_24M_IN	POWER	DEFAULT
SOC_XTAL_24M_OUT	POWER	DEFAULT
POWER	POWER	DEFAULT


SPACING CONSTRAINT SET ASSIGNMENT, CLASS-CLASS

CLASS TO CLASS SPACING		
CLASS NAME	CLASS NAME	CONSTRAINT SET
USBC_SOC_BSB0_D2R_1	USBC_SOC_BSB0_D2R_2	A_DIELECTRIC_6X
USBC_SOC_BSB0_R2D_1	USBC_SOC_BSB0_R2D_2	A_DIELECTRIC_6X
USBC_BSB0_CONN_D2R_1	USBC_BSB0_CONN_D2R_2	A_DIELECTRIC_6X
USBC_BSB0_CONN_R2D_1	USBC_BSB0_CONN_R2D_2	A_DIELECTRIC_6X
USBC_SOC_BSB1_D2R_1	USBC_SOC_BSB1_D2R_2	A_DIELECTRIC_6X
USBC_SOC_BSB1_R2D_1	USBC_SOC_BSB1_R2D_2	A_DIELECTRIC_6X
USBC_BSB1_CONN_D2R_1	USBC_BSB1_CONN_D2R_2	A_DIELECTRIC_6X
USBC_BSB1_CONN_R2D_1	USBC_BSB1_CONN_R2D_2	A_DIELECTRIC_6X
PANEL_LPDP_DATA	PANEL_LPDP_DATA	A_DIELECTRIC_5X
SOC_XTAL_24M_IN	SOC_XTAL_24M_OUT	A_DIELECTRIC_2X

SYNC\_MASTER=CONSTRAINTS

SYNC\_DATE=01/08/2020

17.2 SPACING CSETS, CLASS-CLASS

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER  
051-05641

REVISION  
6.33.0

PAGE  
504 OF 999

SHEET  
148 OF 155

8

7

6

5


4


3

2

1

8		7		6		5		4		3		2		1			
D																D	
C																C	
B																B	
A																A	
8		7		6		5		4		3		2		1			

SYNC_MASTER=T668_MLB										SYNC_DATE=01/30/2020														
PAGE TITLE																								
BOM TABLES																								
 Apple Inc.										DRAWING NUMBER					051-05641					SIZE				
										REVISION					6.33.0					D				
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED										BRANCH					PAGE									
															601 OF 999									
										SHEET					149 OF 155									

SYNC_MASTER=T668_MLB		SYNC_DATE=01/30/2020	
PAGE TITLE			
BOM TABLES			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-05641		D
	REVISION		
	6.33.0		
	NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH			
PAGE		601 OF 999	
SHEET		149 OF 155	



8		7		6	
Variable BOM Groups/Development/Base BOMs					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-00371	1	COMMON PARTS,MLB,X2728	BASE	CRITICAL	BASE_BOM
985-01342	1	DEV-PARTS,MLB,X2728	DEVEL	CRITICAL	DEVEL_BOM

## BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
685-00371	COMMON PARTS,MLB,X2728	X2728_COMMON
985-01342	DEV-PARTS,MLB,X2728	X2728_DEVEL:ENG

## X2728 BOM GROUPS

BOM GROUP	BOM OPTIONS
X2728_COMMON	SCH,PCB,COMMON,ALTERNATE,X2728_COMMON1,X2728_COMMON2,X2728_PROGPARTS,X2728_USBC,X2728_HDMI,X2728_PWR,X2728_BLC,SSD_SUPPORT:L1-L4,X2728_ENOISE
X2728_COMMON1	BOARD_ID,BOARD_REV:0101,BOOTCFG2,PCORE:6,FSTP:MIN,SD:REV6
X2728_COMMON2	SECDTS_EXT_CLK,DMIC_CLK_100HM,SE:DEV_SW_LN,RF-CONN,BMU_I2C:1V8,KBD_NEW,P1V8_LS_ISNS:AMP
X2728_PROGPARTS	BBR_I_ROM:POC-2,BBR_R_ROM:POC-2,ACE5_ROM:T818,HDMI_ROM:FW_V1P130
X2728_USBC	BBR:A1_PRQ,ACE2:B2,EUSB_LS:MACAW,UPC_ATCRTRM_INT,UPC_EUSBLS_INT
X2728_HDMI	DATA_FILT,CLK_FILT,HDMI_SPF_AND:STUFF
X2728_BLC	BLC_BEN_IC:V4,BLC_5V_SERIES:10_OHM,BLC_5V_CAP:4P7_UF
X2728_PWR	X2728_PWR2,P3V8AN_IC:A2_R170,PBUS:3S,P3V8AN_LPH,MONACO,MONACO_SC,VIPER:3PH,BATT:POR,SYSDTL:BTN,MVK_OTP:AM,PVS2_DSCHG,LDO_HDMI:5V
X2728_PWR2	WHAMOLA:1A,WHAMOLA_UVLO,DOUBLED_FET,VDDH_DISCHARGE,P3V8ILIM:BOM1_5V
X2728_ENOISE	ENOISE_VDDH_20UF:HZTL,ENOISE_GRP1:15UF_HZTL,ENOISE_GRP2:15UF_HZTL,ENOISE_GRP3:15UF_HZTL,ENOISE_Iv8_10UF:HZTL,ENOISE_Iv8_20UF:HZTL,ENOISE_ECPU_20UF:HZTL

## DEV BOM GROUPS

BOM GROUP	BOM OPTIONS
X2728_DEVEL:ENG	ALTERNATE, USBC_DBG, DBG_BTN, SYSDETL:BTN, DBG_LED, VITAMIN-C:YES, DBG:FAN, SNSRES_DEV, BATT_DBG

## NAND BOM GROUPS

BOM GROUP	BOM OPTIONS
NANDCFG:STUDY	NAND_L_NUMBR:6,NAND:S5E_STUDY
NANDCFG:INTERPOSER	NAND_L_NUMBR,NAND:INTERPOSER

## BOARD REV BOM

BOM GROUP	BOM OPTIONS
BOARD_REV:0000	BOARDREV3,BOARDREV2,BOARDREV1,BOARDREV0
BOARD_REV:0001	BOARDREV3,BOARDREV2,BOARDREV1
BOARD_REV:0010	BOARDREV3,BOARDREV2,BOARDREV0
BOARD_REV:0011	BOARDREV3,BOARDREV2
BOARD_REV:0111	BOARDREV3
BOARD_REV:0111	BOARDREV3
BOARD_REV:0100	BOARDREV3,BOARDREV1,BOARDREV0
BOARD_REV:0101	BOARDREV3,BOARDREV1

## BOARD ID

BOM_GROUP	BOM_OPTIONS
BOARD_ID	BOARDID3,BOARDID1

```
radar 57499790: T728 board ID number 0000101x
```

## SSD Config Table

SSD Config Table		Controls NAND ICs and SSD support BOMs	
BOM GROUP	Landings	BOM OPTIONS	
SSD:TS-512	4	NAND:512GB_TS,OCARINA0:A0_OTPBC	
SSD:HY-512	5	NAND:512GB_HY,OCARINA0:A0_OTPBC,OCARINA1:A0_OTPBC,BOM_SSD:5L	
SSD:TS-1TB	4	NAND:1TB_TS,OCARINA0:A0_OTPBC	
SSD:WD-1TB	4	NAND:1TB_WD,OCARINA0:A0_OTPBC	
SSD:HY-1TB	5	NAND:1TB_HY,OCARINA0:A0_OTPBC,OCARINA1:A0_OTPBC,BOM_SSD:5L	
SSD:TS-2TB	4	NAND:2TB_TS,OCARINA0:A0_OTPBC	
SSD:WD-2TB	4	NAND:2TB_WD,OCARINA0:A0_OTPBC	
SSD:TS-4TB	8	NAND:4TB_TS,OCARINA0:A0_OTPBC,OCARINA1:A0_OTPBC,BOM_SSD:8L	
SSD:HY-4TB	8	NAND:4TB_HY,OCARINA0:A0_OTPBC,OCARINA1:A0_OTPBC,BOM_SSD:8L	
SSD:TS-8TB	8	NAND:8TB_TS,OCARINA0:A0_OTPBC,OCARINA1:A0_OTPBC,BOM_SSD:8L	
SSD:HY-8TB	8	NAND:8TB_HY,OCARINA0:A0_OTPBC,OCARINA1:A0_OTPBC,BOM_SSD:8L	
SSD:NOS5E	0	OCARINA0:A0_OTPBC,OCARINA1:A0_OTPBC	
SSD:8L-DCDC	8	OCARINA0:A0_OTPBC,OCARINA1:A0_OTPBC,BOM_SSD:8L	

## SSD Support BOMs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-00402	1	SSD PARTS,L5,MLB,X2728	SSD	CRITICAL	BOM_SSD:5L
685-00403	1	SSD PARTS,L5-L8,MLB,X2728	SSDs to support CRITICAL	CRITICAL	BOM_SSD:5L common BOM

# SSD Support BOM Definitions


BOM NUMBER	BOM NAME	BOM OPTIONS
685-00402	SSD PARTS,L5,MLB,X2728	ALTERNATE, SSD_SUPPORT:L5
685-00403	SSD PARTS,L5-L8,MLB,X2728	ALTERNATE, SSD_SUPPORT:L5-L8

SSD	Support	Common BOM	BOM Groups
		BI Support BOM	

BOM GROUP	7L Support BOM	BOM OPTIONS
SSD_SUPPORT:L1-L4	8L Support BOM	SSD_2L,SSD_4L
SSD_SUPPORT:L5		SSD_OC1VR1,SSD_5L
SSD_SUPPORT:L5-L8		SSD_OC1VR1,SSD_5L,SSD_8L

## 20U SOC ECPU CAPS

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S00036	6	CAP,CER,20UF,20%,2.5V,X6S,LOW NOISE,0402	C2354,C2357,C2358,C2359,C2350,C235F	CRITICAL	ENOISE_ECPU_20UF:ZRB
138S00035	6	CAP,CER,20UF,20%,2.5V,X6S,HZLT2,0402	C2354,C2357,C2358,C2359,C2350,C235F	CRITICAL	ENOISE_ECPU_20UF:H2TL
998-22077	6	CAP,X6S,20UF,20%,2.5V,LOW NOISE,0402	C2354,C2357,C2358,C2359,C2350,C235F	CRITICAL	ENOISE_ECPU_20UF:ZRX

SYNC_MASTER=7668_MLB_5.7.0		SYNC_DATE=05/20/2020	
PAGE TITLE			
BOM GROUPS			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-05641		D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	6.33.0		
	BRANCH		
	PAGE		
	603 OF 999		
	SHEET		
	151 OF 155		


## BOM VARIANT TABLES


BOM NUMBER	BOM NAME	BOM OPTIONS
639-12852	PCBA,MLB-S,16GB,TS-512,X2728	BASE_BOM,DEVEL_BOM,ALTERNATE,SOC:B0_16G,SSD:TS-512
639-13090	PCBA,MLB-S,16GB,HY-512,X2728	BASE_BOM,DEVEL_BOM,ALTERNATE,SOC:B0_16G,SSD:HY-512
639-14421	PCBA,MLB-S,16GB,TS-1TB,X2728	BASE_BOM,DEVEL_BOM,ALTERNATE,SOC:B0_16G,SSD:TS-1TB
639-14434	PCBA,MLB-S,16GB,HY-1TB,X2728	BASE_BOM,DEVEL_BOM,ALTERNATE,SOC:B0_16G,SSD:HY-1TB
639-14422	PCBA,MLB-S,16GB,TS-2TB,X2728	BASE_BOM,DEVEL_BOM,ALTERNATE,SOC:B0_16G,SSD:TS-2TB
639-15061	PCBA,MLB-S,16GB,WD-1TB,X2728	BASE_BOM,DEVEL_BOM,ALTERNATE,SOC:B0_16G,SSD:WD-1TB
639-14423	PCBA,MLB-S,16GB,WD-2TB,X2728	BASE_BOM,DEVEL_BOM,ALTERNATE,SOC:B0_16G,SSD:WD-2TB
639-14424	PCBA,MLB-S,16GB,TS-4TB,X2728	BASE_BOM,DEVEL_BOM,ALTERNATE,SOC:B0_16G,SSD:TS-4TB
639-14425	PCBA,MLB-S,16GB,HY-4TB,X2728	BASE_BOM,DEVEL_BOM,ALTERNATE,SOC:B0_16G,SSD:HY-4TB
639-12853	PCBA,MLB-S,16GB,TS-8TB,X2728	BASE_BOM,DEVEL_BOM,ALTERNATE,SOC:B0_16G,SSD:TS-8TB
639-14426	PCBA,MLB-S,16GB,HY-8TB,X2728	BASE_BOM,DEVEL_BOM,ALTERNATE,SOC:B0_16G,SSD:HY-8TB
639-14427	PCBA,MLB-S,32GB,HY-512,X2728	BASE_BOM,DEVEL_BOM,ALTERNATE,SOC:B0_32G,SSD:HY-512
639-12946	PCBA,MLB-S,32GB,TS-512,X2728	BASE_BOM,DEVEL_BOM,ALTERNATE,SOC:B0_32G,SSD:TS-512
639-13091	PCBA,MLB-S,32GB,HY-1TB,X2728	BASE_BOM,DEVEL_BOM,ALTERNATE,SOC:B0_32G,SSD:HY-1TB
639-14428	PCBA,MLB-S,32GB,WD-1TB,X2728	BASE_BOM,DEVEL_BOM,ALTERNATE,SOC:B0_32G,SSD:WD-1TB
639-14429	PCBA,MLB-S,32GB,TS-1TB,X2728	BASE_BOM,DEVEL_BOM,ALTERNATE,SOC:B0_32G,SSD:TS-1TB
639-14430	PCBA,MLB-S,32GB,WD-2TB,X2728	BASE_BOM,DEVEL_BOM,ALTERNATE,SOC:B0_32G,SSD:WD-2TB
639-15262	PCBA,MLB-S,32GB,TS-2TB,X2728	BASE_BOM,DEVEL_BOM,ALTERNATE,SOC:B0_32G,SSD:TS-2TB
639-14431	PCBA,MLB-S,32GB,TS-4TB,X2728	BASE_BOM,DEVEL_BOM,ALTERNATE,SOC:B0_32G,SSD:TS-4TB
639-14940	PCBA,MLB-S,32GB,HY-4TB,X2728	BASE_BOM,DEVEL_BOM,ALTERNATE,SOC:B0_32G,SSD:HY-4TB
639-12947	PCBA,MLB-S,32GB,TS-8TB,X2728	BASE_BOM,DEVEL_BOM,ALTERNATE,SOC:B0_32G,SSD:TS-8TB
639-14432	PCBA,MLB-S,32GB,HY-8TB,X2728	BASE_BOM,DEVEL_BOM,ALTERNATE,SOC:B0_32G,SSD:HY-8TB
939-10452	PCBA,MLB-S,SOCKET,SOC,X2728	BASE_BOM,DEVEL_BOM,ALTERNATE,SOC:SOCKET,SSD:NOSSE
939-10453	PCBA,MLB-S,NO SOC,X2728	BASE_BOM,DEVEL_BOM,NAND:SOCKET
939-11387	PCBA,MLB-S,SOCKET-SOC,8L-DCDC,X2728	BASE_BOM,DEVEL_BOM,ALTERNATE,SOC:SOCKET,SSD:8L-DCDC
939-11388	PCBA,MLB-S,SPF-VAL,32GB,8TB,X2728	BASE_BOM,DEVEL_BOM,ALTERNATE,SOC:B0_32G,SSD:TS-8TB






D	8	7	6	5	4	3	2	1	D
	<div>REF_CLVR_MONACO</div> <div><div>PACK_OPTIONS TO INCLUDE IN NETLIST</div><div>CLVR_C-CHOP</div><div>CLVR_2C_SC</div></div>	<div>REF_WIRELESS_TYPHOON</div> <div><div>PACK_OPTIONS TO INCLUDE IN NETLIST</div><div>SUNWAY</div><div>3X_ANTENNA</div><div>WLBT_D2R_TP_JADE</div></div>	<div>REF_SOC_H13S</div> <div><div>PACK_OPTIONS TO INCLUDE IN NETLIST</div><div>SEEPROM_DEV</div><div>LPDPTX_X4</div><div>LPDPRX_X1</div><div>MIPID_DEV</div><div>MIPID_NC</div><div>ENET_NC</div><div>ATC3_HDMI</div><div>NAND_8X</div><div>SDCARD</div><div>SPMI_R</div><div>GPCCIE3_DEV</div></div>	<div>T728 MLB for P0</div> <div><div>PACK_OPTIONS TO INCLUDE IN NETLIST</div><div>P1</div><div>POR</div><div>VITAMINC</div></div>					
	<div>REF_VR_ICEMAN</div> <div><div>PACK_OPTIONS TO INCLUDE IN NETLIST</div><div>3V8_AON_PBUS-B12</div><div>3V8_AON_I2C-DEV</div><div>3V8_EXT_DIODE</div><div>3V8_INDUCTOR:2P4MM</div></div>	<div>REF_PMIC_MAVERICKS</div> <div><div>PACK_OPTIONS TO INCLUDE IN NETLIST</div><div>PMU_IPD</div><div>SPMU_LDO3</div><div>MPMU_LDO4</div><div>SPMU_SW1</div><div>SPMU_LDO3</div><div>PMUOTP:R</div><div>PMU_DISP2:N</div><div>PMU32K:OSC_QRTZ</div><div>PMU_BBAT:N</div><div>SPMU_0201:DS</div></div>							
	<div>REF_VR_ICEMAN_HP</div> <div><div>PACK_OPTIONS TO INCLUDE IN NETLIST</div><div>P3V8ILIM_MUX:Y</div></div>								
C	<div>REF_VR_VIPER</div> <div><div>PACK_OPTIONS TO INCLUDE IN NETLIST</div><div>VIPER:3PH</div><div>VIPER_DBG</div><div>VIPER_L3MM</div><div>VIPER_C9543</div></div>								C
	<div>REF_VR_5V_TPS62130</div> <div><div>PACK_OPTIONS TO INCLUDE IN NETLIST</div><div>5VS2TPS_PBUS-B12</div></div>	<div>REF_HDMI_MADEA</div> <div><div>PACK_OPTIONS TO INCLUDE IN NETLIST</div><div>HDMI_LDO:ON-SEMI</div><div>HDMI_CMC:YES</div><div>HDMI2SOC:ATC3</div></div>							
	<div>REF_VR_3V3_TPS62135</div> <div><div>PACK_OPTIONS TO INCLUDE IN NETLIST</div><div>3V3_S2_PBUS-B12</div></div>								
	<div>REF_USBC_ACE2</div> <div><div>PACK_OPTIONS TO INCLUDE IN NETLIST</div><div>USBC_LAPTOP</div><div>USBC_SPI_UPC0</div><div>USBC_SPI_UPC2</div><div>USBC_DEBUG_UPC0</div><div>PKGS:LARGER_PITCH</div></div>								
B	<div>REF_STORAGE_S5E</div> <div><div>PACK_OPTIONS TO INCLUDE IN NETLIST</div><div>2V5_NAND_PBUS-B12</div></div>								B
	<div>REF_SECDIS_SAK</div> <div><div>PACK_OPTIONS TO INCLUDE IN NETLIST</div><div>PROD_SECDIS</div><div>JTAG_SECDIS:YES</div><div>PROD_SECDIS_NOTMIPI</div><div>PROTO_PULLDOWN_SECDIS</div></div>								
	<div>REF_SPKRAMP_SN012776</div> <div><div>PACK_OPTIONS TO INCLUDE IN NETLIST</div><div>SPKRAMP_A</div><div>SPKRAMP_B</div><div>SPKRAMP_C</div><div>SPKRAMP_D</div><div>SPKRAMP_E</div><div>SPKRAMP_F</div><div>SPKRAMP_ICC_GB</div></div>								
A									A
	8	7	6	5	4	3	2	1	

PAGE TITLE			SYNC_DATE=10/20/2019	
PACK OPTIONS				
 Apple Inc.	DRAWING NUMBER	051-05641	SIZE	D
	REVISION	6.33.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH			
	PAGE	701 OF 999		
	SHEET	154 OF 155		

PAGE TITLE			SYNC_DATE=10/20/2019		
PACK OPTIONS					
 Apple Inc.	DRAWING NUMBER		051-05641		SIZE
	REVISION		6.33.0		D
	NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
	THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE		701 OF 999
			SHEET		154 OF 155

8		7		6		5		4		3		2		1	
TEMPORARY ALIASES															
8		7		6		5		4		3		2		1	

SYNC_MASTER=GAREN		SYNC_DATE=06/23/2020	
PAGE TITLE		TEMPORARY ALIASES	
 Apple Inc.	DRAWING NUMBER	051-05641	SIZE D
	REVISION	6.33.0	
	NOTICE OF PROPRIETARY PROPERTY:		
	THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
BRANCH		PAGE	999 OF 999
SHEET		155 OF 155	